



DIANCHAIN

深圳市点晨科技有限公司

Shenzhen Dianchain Technology Co., Ltd

DC17580

Contactless Transceiver IC

Datasheet

September, 2021

INFORMATION IN THIS DOCUMENT IS INTENDED AS A REFERENCE TO ASSIST OUR CUSTOMERS IN THE SELECTION OF SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD PRODUCT BEST SUITED TO THE CUSTOMER'S APPLICATION AND SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD DOES NOT GUARANTEE THE AUTHENTICITY AND INTEGRITY OF THE INFORMATION.

INFORMATION DO NOT CONVEY ANY LICENSE UNDER ANY INTELLECTUAL PROPERTY RIGHTS, OR ANY OTHER RIGHTS, BELONGING TO SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD OR A THIRD PARTY.

WHEN USING THE INFORMATION CONTAINED IN THIS DOCUMENTS, PLEASE BE SURE TO EVALUATE ALL INFORMATION AS A TOTAL SYSTEM BEFORE MAKING A FINAL DECISION ON THE APPLICABILITY OF THE INFORMATION AND PRODUCTS.

PURCHASERS ARE SOLELY RESPONSIBLE FOR THE CHOICE, SELECTION AND USE OF THE SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN, AND SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD ASSUMES NO LIABILITY WHATSOEVER RELATING TO THE CHOICE, SELECTION OR USE OF THE SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD PRODUCTS AND SERVICES DESCRIBED HEREIN. UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD REPRESENTATIVE, SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

FUTURE ROUTINE REVISIONS WILL OCCUR WHEN APPROPRIATE, WITHOUT NOTICE. CONTACT SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD SALES OFFICE TO OBTAIN THE LATEST SPECIFICATIONS AND BEFORE PLACING YOUR PRODUCT ORDER. PLEASE ALSO PAY ATTENTION TO INFORMATION PUBLISHED BY SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD BY VARIOUS MEANS, INCLUDING SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD HOME PAGE ([HTTP://WWW.DIANCHAIN.COM/](http://www.dianchain.com/)).

PLEASE CONTACT SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD LOCAL SALES OFFICE FOR THE SPECIFICATION REGARDING THE INFORMATION IN THIS DOCUMENT OR SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD PRODUCTS.

Trademarks

SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD name and logo, the “点晨” logo are trademarks or registered trademarks of SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD or its subsidiaries in China.

SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD, Printed in the China, All Rights Reserved.

Contents

CONTENTS	3
TABLES	5
FIGURES	8
1 PRODUCT OVERVIEW	9
1.1 INTRODUCTION.....	9
1.2 FEATURES.....	9
1.3 BLOCK DIAGRAM	10
1.4 PINNING INFORMATION	11
1.4.1 DC17580 Pinning Assignment	11
2 FUNCTIONAL DESCRIPTION	13
2.1 GENERAL DESCRIPTION	13
2.2 ISO/IEC14443 A FUNCTIONALITY	13
2.3 ISO/IEC14443 B FUNCTIONALITY	14
3 DC17580 REGISTER SET	15
3.1 DC17580 REGISTERS OVERVIEW.....	15
3.1.1 Registers Overview.....	15
3.1.2 Register Bit Behavior.....	17
3.2 REGISTER DESCRIPTION	17
3.2.1 Page 0: Command and Status.....	17
3.2.2 Page 1: Communication	26
3.2.3 Page 2: Configuration	33
3.2.4 Page 3: Test.....	39
3.2.5 Extended Register	44
4 HOST INTERFACES	48
4.1 SPI INTERFACE	48
4.1.1 SPI Read Data.....	48
4.1.2 SPI Write Data.....	48
4.1.3 SPI Address Byte.....	48
4.2 ACCESSING EXTENDED REGISTER	48
4.2.1 Write Extended Register	49
4.2.2 Read Extended Register	49
5 ANALOG INTERFACE AND CONTACTLESS UART	50
5.1 GENERAL.....	50
5.2 TX DRIVER.....	50
6 CRC COPROCESSOR	51
7 FIFO BUFFER	52
7.1 ACCESSING FIFO BUFFER	52
7.2 CONTROLLING FIFO BUFFER	52
7.3 FIFO BUFFER STATUS INFORMATION	52
8 INTERRUPT REQUEST SYSTEM	53
8.1 INTERRUPT SOURCES OVERVIEW	53
9 RAPIDRF	54
9.1 RAPIDRF ENTRY AND EXIT.....	54
9.2 RAPIDRF CONFIGURATION.....	54

10	TIMER	55
11	POWER REDUCTION MODES	56
11.1	DEEP POWER DOWN	56
11.2	SOFT POWER DOWN.....	56
11.3	TRANSMITTER OFF MODE.....	56
12	OSCILLATOR CIRCUITRY	57
13	RESET AND OSCILLATOR START-UP TIME	58
13.1	RESET TIMING REQUIREMENTS	58
13.2	OSCILLATOR START-UP TIME.....	58
14	COMMAND SET	59
14.1	GENERAL DESCRIPTION	59
14.2	GENERAL BEHAVIOR	59
14.3	DC17580 COMMAND OVERVIEW.....	59
14.3.1	<i>IDLE</i>	59
14.3.2	<i>Generate RandomID</i>	59
14.3.3	<i>CalcCRC</i>	59
14.3.4	<i>Transmit</i>	60
14.3.5	<i>NoCmdChange</i>	60
14.3.6	<i>Receive</i>	60
14.3.7	<i>Transceive</i>	60
14.3.8	<i>Authent</i>	60
14.3.9	<i>SoftReset</i>	61
15	TESTSIGNALS	62
15.1	TESTBUS	62
15.2	TESTSIGNALS AT PIN AUX	63
15.3	PRBS	63
16	TYPICAL APPLICATION DIAGRAM	64
17	CHARACTERISTICS	65
17.1	LIMITING VALUES	65
17.2	CHARACTERISTICS	65
17.2.1	<i>SPI AC Characteristics</i>	65
18	ORDERING INFORMATION	67
19	PACKAGE INFORMATION	68
19.1	QFN32 PACKAGE OUTLINE	68
20	PACKING INFORMATION	69
20.1	TRAY.....	69
20.2	TAPE REEL	71
	REVISION HISTORY	74
	SALES AND SERVICE	75

Tables

TAB1-1	DC17580 QFN32 PIN DESCRIPTION	12
TAB2-1	DC17580 ISO/IEC A COMMUNICATION OVERVIEW	13
TAB3-1	REGISTERS OVERVIEW	16
TAB3-2	EXTENDED REGISTERS OVERVIEW	16
TAB3-3	BEHAVIOR OF REGISTER BITS AND ITS DESCRIPTION	17
TAB3-4	PAGEREG REGISTER	17
TAB3-5	PAGEREG BITS DESCRIPTION	17
TAB3-6	COMMANDREG REGISTER	18
TAB3-7	COMMANDREG BITS DESCRIPTION	18
TAB3-8	COMMIENREG REGISTER	18
TAB3-9	COMMIENREG BITS DESCRIPTION	18
TAB3-10	DIVIENREG REGISTER.....	19
TAB3-11	DIVIENREG BITS DESCRIPTION.....	19
TAB3-12	COMMIRQREG REGISTER.....	19
TAB3-13	COMMIRQREG BITS DESCRIPTION.....	19
TAB3-14	DIVIRQREG REGISTER	20
TAB3-15	DIVIRQREG BITS DESCRIPTION	20
TAB3-16	ERRORREG REGISTER.....	20
TAB3-17	ERRORREG BITS DESCRIPTION	21
TAB3-18	STATUS1REG REGISTER.....	21
TAB3-19	STATUS1REG BITS DESCRIPTION	22
TAB3-20	STATUS2REG REGISTER.....	22
TAB3-21	STATUS2REG BITS DESCRIPTION	22
TAB3-22	FIFODATAREG REGISTER	23
TAB3-23	FIFODATAREG BITS DESCRIPTION.....	23
TAB3-24	FIFOLEVELREG REGISTER.....	23
TAB3-25	FIFOLEVELREG BITS DESCRIPTION	23
TAB3-26	WATERLEVELREG REGISTER.....	23
TAB3-27	WATERLEVELREG BITS DESCRIPTION	24
TAB3-28	CONTROLREG REGISTER.....	24
TAB3-29	CONTROLREG BITS DESCRIPTION.....	24
TAB3-30	BITFRAMINGREG REGISTER	24
TAB3-31	BITFRAMINGREG BITS DESCRIPTION	24
TAB3-32	COLLREG REGISTER	25
TAB3-33	COLLREG BITS DESCRIPTION.....	25
TAB3-34	EXREG REGISTER.....	25
TAB3-35	EXREG BITS DESCRIPTION.....	25
TAB3-36	PAGEREG REGISTER	26
TAB3-37	PAGEREG BITS DESCRIPTION	26
TAB3-38	MODEREG REGISTER.....	26
TAB3-39	MODEREG BITS DESCRIPTION.....	27
TAB3-40	TXMODEREG REGISTER	27
TAB3-41	TXMODEREG BITS DESCRIPTION	27
TAB3-42	RXMODEREG REGISTER	27
TAB3-43	RXMODEREG BITS DESCRIPTION.....	28
TAB3-44	TXCONTROLREG REGISTER	28
TAB3-45	TXCONTROLREG BITS DESCRIPTION	29
TAB3-46	TXAUTOREG REGISTER	29
TAB3-47	TXAUTOREG BITS DESCRIPTION	29
TAB3-48	TXSELREG REGISTER	29
TAB3-49	TXSELREG BITS DESCRIPTION	30
TAB3-50	RXSELREG REGISTER	30
TAB3-51	RXSELREG BITS DESCRIPTION	30
TAB3-52	RXTHRESHOLDREG REGISTER	30

TAB3-53	RXTHRESHOLDREG BITS DESCRIPTION.....	31
TAB3-54	DEMODOREG REGISTER	31
TAB3-55	DEMODOREG BITS DESCRIPTION.....	31
TAB3-56	RFU REGISTER	31
TAB3-57	RFUREG BITS DESCRIPTION	31
TAB3-58	RFU REGISTER	32
TAB3-59	RFUREG BITS DESCRIPTION	32
TAB3-60	TARCARDREG REGISTER.....	32
TAB3-61	TARCARDREG BITS DESCRIPTION	32
TAB3-62	RXREG REGISTER	32
TAB3-63	RXREG BITS DESCRIPTION.....	32
TAB3-64	TYPEBREG REGISTER	33
TAB3-65	TYPEBREG BITS DESCRIPTION.....	33
TAB3-66	SERIALSPEEDREG REGISTER	33
TAB3-67	PAGEREG REGISTER	33
TAB3-68	PAGEREG BITS DESCRIPTION	34
TAB3-69	CRCRESULTREG REGISTER	34
TAB3-70	CRCRESULTREG BITS DESCRIPTION	34
TAB3-71	CRCRESULTREG REGISTER	34
TAB3-72	CRCRESULTREG BITS DESCRIPTION	34
TAB3-73	GSNOFFREG REGISTER.....	35
TAB3-74	GSNOFFREG BITS DESCRIPTION.....	35
TAB3-75	MODWIDTHREG REGISTER.....	35
TAB3-76	MODWIDTHREG BITS DESCRIPTION	35
TAB3-77	TXBITPHASEREG REGISTER	35
TAB3-78	TXBITPHASEREG BITS DESCRIPTION.....	36
TAB3-79	RFCFGREG REGISTER	36
TAB3-80	RFCFGREG BITS DESCRIPTION	36
TAB3-81	GSNONREG REGISTER.....	36
TAB3-82	GSNONREG BITS DESCRIPTION	37
TAB3-83	CWGSPPREG REGISTER	37
TAB3-84	CWGSPPREG BITS DESCRIPTION	37
TAB3-85	MODGSPREG REGISTER	37
TAB3-86	MODGSPREG BITS DESCRIPTION	37
TAB3-87	TMODEREG REGISTER.....	37
TAB3-88	TMODEREG BITS DESCRIPTION	38
TAB3-89	TPRESCALERREG REGISTER	38
TAB3-90	TPRESCALERREG BITS DESCRIPTION	38
TAB3-91	TRELOADHIREG REGISTER	38
TAB3-92	TRELOADHIREG BITS DESCRIPTION	39
TAB3-93	TRELOADLOREG REGISTER.....	39
TAB3-94	TRELOADLOREG BITS DESCRIPTION	39
TAB3-95	TCOUNTERVALHIREG REGISTER	39
TAB3-96	TCOUNTERVALHIREG BITS DESCRIPTION	39
TAB3-97	TCOUNTERVALLOREG REGISTER	39
TAB3-98	TCOUNTERVALLOREG BITS DESCRIPTION.....	39
TAB3-99	PAGEREG REGISTER	39
TAB3-100	PAGEREG BITS DESCRIPTION	40
TAB3-101	TESTSEL1REG REGISTER.....	40
TAB3-102	TESTSEL1REG BITS DESCRIPTION	40
TAB3-103	TESTSEL2REG REGISTER.....	40
TAB3-104	TESTSEL2REG BITS DESCRIPTION	41
TAB3-105	TESTPINENREG REGISTER	41
TAB3-106	TESTPINENREG BITS DESCRIPTION	41
TAB3-107	TESTPINVALUEREG REGISTER	41
TAB3-108	TESTPINVALUEREG BITS DESCRIPTION	41
TAB3-109	TESTBUSREG REGISTER.....	42
TAB3-110	TESTBUSREG BITS DESCRIPTION	42

TAB3-111	TESTCTRLREG REGISTER.....	42
TAB3-112	TESTCTRLREG BITS DESCRIPTION	42
TAB3-113	RFTREG REGISTER	42
TAB3-114	RFTREG BITS DESCRIPTION.....	42
TAB3-115	RFU REGISTER	42
TAB3-116	RFU BITS DESCRIPTION.....	43
TAB3-117	TESTDAC1REG REGISTER	43
TAB3-118	TESTDAC1REG BITS DESCRIPTION	43
TAB3-119	TESTDAC2REG REGISTER	43
TAB3-120	TESTDAC2REG BITS DESCRIPTION	43
TAB3-121	TESTADCREG REGISTER	43
TAB3-122	TESTADCREG BITS DESCRIPTION	43
TAB3-123	RFTREG REGISTER	43
TAB3-124	RFTREG BITS DESCRIPTION.....	44
TAB3-125	RFTREG REGISTER	44
TAB3-126	RFTREG BITS DESCRIPTION.....	44
TAB3-127	RFTREG REGISTER	44
TAB3-128	RFTREG BITS DESCRIPTION.....	44
TAB3-129	RFTREG REGISTER	44
TAB3-130	RFTREG BITS DESCRIPTION.....	44
TAB3-131	RAPIDRFIRQREGISTER.....	45
TAB3-132	RAPIDRFIRQ BITS DESCRIPTION.....	45
TAB3-133	RAPIDRFCTRL0REGISTER	45
TAB3-134	RAPIDRFCTRL0 BITS DESCRIPTION	46
TAB3-135	RAPIDRFCTRL1 REGISTER	46
TAB3-136	RAPIDRFCTRL1 BITS DESCRIPTION	46
TAB3-137	RAPIDRFCTRL2 REGISTER	46
TAB3-138	RAPIDRFCTRL2 BITS DESCRIPTION	47
TAB3-139	RAPIDRFCTRL3 REGISTER	47
TAB3-140	RAPIDRFCTRL3 BITS DESCRIPTION	47
TAB4-1	MOSI AND MISO BYTE ORDER.....	48
TAB4-2	MOSI AND MISO BYTE ORDER.....	48
TAB4-3	ADDRESS BYTE FORMAT	48
TAB4-4	BYTE DEFINITION OF EXTENDED REGISTER	48
TAB5-1	CONTROLLING SIGNALS AND SETTINGS ON PIN TX1	50
TAB5-2	CONTROLLING SIGNALS AND SETTINGS ON PIN TX2	51
TAB6-1	CRC COPROCESSOR PARAMETERS	51
TAB8-1	INTERRUPT SOURCES	53
TAB14-1	COMMAND OVERVIEW	59
TAB15-1	TESTSIGNAL ROUTING (TESTSEL2REG = 07H)	62
TAB15-2	TESTSIGNALS DESCRIPTION	62
TAB15-3	TESTSIGNAL ROUTING (TESTSEL2REG = 0DH).....	62
TAB15-4	TESTSIGNALS DESCRIPTION	62
TAB15-5	TESTSIGNAL ROUTING (TESTSEL2REG = 19H)	62
TAB15-6	TESTSIGNALS DESCRIPTION	62
TAB15-7	TESTSIGNALS DESCRIPTION	63
TAB17-1	DC17580 LIMITING VALUES.....	65
TAB17-2	RECOMMENDED OPERATING CONDITIONS FOR DC17580	65
TAB17-3	SPI AC CHARACTERISTICS.....	66

Figures

FIG1-1	DC17580 BLOCK DIAGRAM	10
FIG1-2	DC17580 QFN32 PINNING ASSIGNMENT (TOP VIEW).....	11
FIG2-1	DC17580 READER/WRITER MODE APPLICATION DIAGRAM.....	13
FIG2-2	PCD STANDARD FRAMES	14
FIG2-3	PICC STANDARD FRAMES.....	14
FIG4-1	EXTENDED REGISTER WRITE PROGRESS.....	49
FIG4-2	EXTENDED REGISTER READ PROGRESS	49
FIG9-1	RAPIDRF FUNTION OEPRATION	54
FIG9-2	RAPIDRF FUNTION OUTPUT FLAGS.....	54
FIG12-1	QUARTZ CRYSTAL CONNECTION	57
FIG16-1	TYPICAL APPLICATION DIAGRAM	64
FIG17-1	TIMING DIAGRAM FOR SPI	66
FIG19-1	DC17580 QFN32 PACKAGE OUTLINE.....	68

1 Product Overview

1.1 Introduction

The DC17580 is a highly integrated transceiver IC for contactless communication at 13.56 MHz, supporting 2 different operating modes.

- Supports ISO/IEC 14443 A Reader/Writer mode
- Supports ISO/IEC 14443 B Reader/Writer mode

With the features of low voltage, low power, large operating distance and multiple interfaces supporting, DC17580 is especially suitable for connectless Reader/Writer equipment with low power, low voltage and low cost requirements.

With the technique of Low-Power RapidRF, in particular, DC17580 could be applied to those battery-supplied Reader/Writers which need to detect external RFID card with super low power consumption, like electronic door lock.

1.2 Features

- Supports ISO/IEC 14443 A Reader/Writer mode
- Supports ISO/IEC 14443 B Reader/Writer mode
- ISO14443A transfer speed communication at 106kbps, 212kbps, 424kbps
- Typical operating distance in Read/Write mode up to 50mm depending on the antenna size and tuning
- Supports host interfaces
 - SPI interface up to 10Mbps , PVDD=1.7V SPI interface up to 5Mbps
 - Host interface with separate supply
- Comfortable 64 byte send and receive FIFO-buffer
- Flexible interrupt modes
- Multiple low-power modes
 - Soft powerdown mode
 - Deep powerdown mode(typical 50nA)
- Low Power RapidRF Mode
- Programmable timer
- Internal oscillator to connect 27.12 MHz quartz
- Wide voltage supply: 2.5V ~ 3.6V
- Independent transmit driver power supply: high to 5.5V
- Integrated CRC Co-processor
- Programmable I/O pins

1.3 Block Diagram




Fig1-1 DC17580 block diagram

1.4 Pinning Information

1.4.1 DC17580 Pinning Assignment




Fig1-2 DC17580 QFN32 pinning assignment (top view)

Pin Description:

Pin	Symbol	Type	Description
1	NC	-	NC
2	PVDD	P	pin power supply
3	NC		NC
4	DVSS	G	digital ground
5	PVSS	G	pin ground
6	NPD	I	power-down input, active low, reset chip when posedge on NPD pin if use RC filter off-chip, then the pull-up resistance should be less than 50k Ω
7	NC		NC
8	TOUT	O	test output
9	NC		NC
10	TVSS	G	transmitter output ground
11	TX1	O	transmitter 1 modulated 13.56MHz energy carrier output
12	TVDD	P	transmitter power supply
13	TX2	O	transmitter 2 modulated 13.56MHz energy carrier output
14	TVSS	G	transmitter output 2 ground
15	AVDD	P	analog power supply
16	VMID	P	internal reference voltage
17	RX	I	RF signal input
18	AVSS	G	analog ground
19	AUX	O	auxiliary outputs for test

Pin	Symbol	Type	Description
20	NC		NC
21	OSCIN	I	crystal oscillator input; also input externally generated clock(27.12MHz)
22	OSCOUT	O	crystal oscillator output
23	IRQ	O	interrupt request output, indicates an interrupt event
24	NSS	I	SPI interface enable
25	D1	IO	test port
26	D2	IO	test port
27	D3	IO	test port
28	D4	IO	test port
29	SCK	I	SPI serial clock input
30	MOSI	I	SPI master output and slave input
31	MISO	O	SPI master input and slave output
32	NC	-	NC
33	SUB	P	Substrate of package, should connected with ground

Tab1-1 DC17580 QFN32 pin description

2 Functional Description

2.1 General Description

The DC17580 transmission module supports the Read/Write mode for ISO/IEC 14443 A/B using various transfer speeds and modulation protocols. DC17580 transceiver IC supports the following operating modes:

- Reader/Writer mode supporting ISO/IEC 14443A
- Reader/Writer mode supporting ISO/IEC 14443B




Fig2-1 DC17580 Reader/Writer mode application diagram

2.2 ISO/IEC14443 A Functionality

Tab 2-1 lists the transfer speeds of ISO/IEC14443A supported by DC17580.

Communication Direction	Signal Type	Transfer Speed		
		106 kBd	212 kBd	424 kBd
Reader to Card(send data from DC17580 to a card)	reader side modulation	100%ASK	100%ASK	100%ASK
	bit encoding	modified Miller encoding	modified Miller encoding	modified Miller encoding
	bit length	(128/13.56) μ s	(64/13.56) μ s	(32/13.56) μ s
Card to Reader(DC17580 receives data from a card)	card side modulation	subcarrier load modulation	subcarrier load modulation	subcarrier load modulation
	subcarrier frequency	13.56MHz/16	13.56MHz/16	13.56MHz/16
	bit encoding	Manchester encoding	BPSK	BPSK

Tab2-1 DC17580 ISO/IEC A communication overview

The communication between DC17580 and RFID meets ISO/IEC14443A. Fig 2-2 lists standard frames for PCD and PICC.




Fig2-2 PCD standard frames





Fig2-3 PICC standard frames

The internal CRC coprocessor calculates the CRC value based on ISO/IEC 14443A part 3 and handles parity generation internally according to the transfer speed. Automatic parity generation can be switched off using the ManualRCVReg register's ParityDisable bit.

2.3 ISO/IEC14443 B Functionality

The PN512 reader IC fully supports international standard ISO 14443 which includes communication schemes ISO 14443 A and ISO 14443 B. Refer to the ISO 14443 reference documents.

3 DC17580 Register Set

3.1 DC17580 Registers Overview

3.1.1 Registers Overview

Page0: Command and Status

Page1: Communication

Page2: Configuration

Page3: Test

Page	Addr	Register Name	Function
0	0	PageReg	Selects the register page
	1	CommandReg	Starts and stops command execution
	2	ComIEnReg	Controls bits to enable and disable the passing of Interrupt Requests
	3	DivIEnReg	Controls bits to enable and disable the passing of Interrupt Requests
	4	ComIrqReg	Contains Interrupt Request bits
	5	DivIrqReg	Contains Interrupt Request bits
	6	ErrorReg	Error bits showing the error status of the last command executed
	7	Status1Reg	Contains status bits for communication
	8	Status2Reg	Contains status bits of the receiver and transmitter
	9	FIFODataReg	Input and output of 64 byte FIFO buffer
	A	FIFOLevelReg	Indicates the number of bytes stored in the FIFO
	B	WaterLevelReg	Defines the level for FIFO underflow and overflow warning
	C	ControlReg	Contains miscellaneous Control Registers
	D	BitFramingReg	Adjustments for bit oriented frames
	E	CollReg	Shows the bit position of the first bit collision detected on the RF-interface
	F	EXReg	Extended register(see Tab 3-2)
1	0	PageReg	Selects the register page
	1	ModeReg	Defines general modes for transmitting and receiving
	2	TxModeReg	Defines the data rate and framing during transmission
	3	RxModeReg	Defines the data rate and framing during receiving
	4	TxControlReg	Controls the logical behavior of the antenna driver pins TX1 and TX2
	5	TxAutoReg	Controls the setting of the antenna drivers
	6	TxSelReg	Selects the internal sources for the antenna driver
	7	RxSelReg	Selects internal receiver settings
	8	RxThresholdReg	Selects thresholds for the bit decoder
	9	DemodReg	Defines demodulator settings
	A	RFU	Reserved for future use
	B	RFU	Reserved for future use
	C	TxReg	Controls the parameters for transmitting
	D	RxReg	Controls the parameters for receiving

Page	Addr	Register Name	Function
	E	TypeBReg	Configure the ISO/IEC 14443 type B
	F	RFU	RFU
2	0	PageReg	Selects the register page
	1	CRCResultReg	Shows the actual result of the CRC calculation
	2		
	3	GsNOffReg	Selects the conductance of the antenna driver pins TX1 and TX2 for modulation, when the driver is switched off
	4	ModWidthReg	Controls the setting of the ModWidth
	5	RFU	Reserved for future use
	6	RFCfgReg	Configures the receiver gain
	7	GsNOnReg	Selects the conductance of the antenna driver pins TX1 and TX2
	8	CWGSPReg	Selects the conductance of the antenna driver pins TX1 and TX2
	9	ModGsPReg	Selects the conductance of the antenna driver pins TX1 and TX2
	A	TmodeReg	Defines settings for the internal timer
	B	TprescalerReg	
	C	TreloadReg	Describes the 16-bit timer reload value
	D		
	E	TcounterValReg	Shows the 16-bit actual timer value
	F		
3	0	PageReg	Selects the register page
	1	TestSel1Reg	General test signal configuration
	2	TestSel2Reg	General test signal configuration and PRBS control
	3	TestPinEnReg	Enables the pin output driver on D1-D6
	4	TestPinValueReg	Defines the values for D1-D6 when it is used as I/O bus
	5	TestBusReg	Shows the status of the internal testbus
	6	TestCtrlReg	Test control
	7	VersionReg	Shows production version
	8	RFU	Reserved for future use
	9	RFU	Reserved for future use
	A	RFU	Reserved for future use
	B	TestADCReg	Shows the actual value of ADC I and Q
	C-F	RFT	Reserved for production tests

Tab3-1 Registers overview

Extended Registers (EXReg):

Page	Addr	Secondary Addr	Extended Register Name	Function
0	F	31	ExReg_AuxCtrl	Aux Control
		3B	RapidRFIRq	Contains Interrupt Request bits for RapidRF
		3C	RapidRFCtrl0	RapifRF Control Reg0
		3D	RapidRFCtrl1	RapifRF Control Reg1
		3E	RapidRFCtrl2	RapifRF Control Reg2
		3F	RapidRFCtrl3	RapifRF Control Reg3

Tab3-2 Extended registers overview

3.1.2 Register Bit Behavior

The table below describes the behavior and the access conditions of registers.

Abbreviation	Behavior	Description
r/w	read and write	These bits can be written and read by the μ -Controller. Since they are used only for control means, their content is not influenced by internal state machines.
Dy	dynamic	These bits can be written and read by the μ -Controller, and they may also be written by internal state machines.
R	read only	These registers' value is determined by internal states only. The μ -Controller can read them only.
W	write only	These registers are write only. Reading them always returns ZERO.
RFU	-	These registers are reserved for future use.
RFT	-	These registers are reserved for production tests and shall not be changed.

Tab3-3 Behavior of register bits and its description

3.2 Register Description

3.2.1 Page 0: Command and Status

3.2.1.1 PageReg_address00h

Bit	7	6	5	4	3	2	1	0
Definition	UsePageSelect	RFU	RFU	RFU	RFU	RFU	PageSelect	
Access Rights	r/w	-	-	-	-	-	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-4 PageReg register

Bit	Symbol	Description
7	UsePageSelect	Set to logic 1, the value of PageSelect is used as register address A5 and A4. The LSB-bits of the register address are defined by the internal address latch (from serial interface timing), respectively. Set to logic 0, the whole content of the internal address latch defines the register address.
6-2	RFU	Reserved for future use.
1-0	PageSelect	The value of PageSelect is used only if UsePageSelect is set to logic 1. In this case it specifies the register page (which is A5 and A4 of the register address).

Tab3-5 PageReg bits description

3.2.1.2 CommandReg_address 01h

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RcvOff	Power Down	Command			
Access Rights	-	-	r/w	dy	dy	dy	dy	dy
Reset	0	0	1	0	0	0	0	0

Value								
-------	--	--	--	--	--	--	--	--

Tab3-6 CommandReg register

Bit	Symbol	Description
7-6	-	Reserved for future use.
5	RcvOff	Set to logic 1, the analog part of the receiver is switched off.
4	PowerDown	Set to logic 1, Soft Power-down mode is entered. Set to logic 0, the DC17580 starts the wake up procedure. During this procedure, this bit still shows a 1. A 0 indicates that the DC17580 is ready for operations. Remark: The bit Power Down cannot be set, when the command SoftReset has been activated.
3-0	Command	Command register. Activates a command according to the Command Code. Reading it shows, which command is actually executed

Tab3-7 CommandReg bits description

3.2.1.3 CommIEnReg_address 02h

Control bits to enable and disable the passing of interrupt requests.

Bit	7	6	5	4	3	2	1	0
Definition	IrqInv	TxIEn	RxIEn	IdleIEn	HiAlertIEn	LoAlertIEn	ErrIEn	TimerIEn
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	1	0	0	0	0	0	0	0

Tab3-8 CommIEnReg register

Bit	Symbol	Description
7	IrqInv	Set to logic 1, the signal on pin IRQ is inverted with respect to bit Irq in the register Status1Reg. Set to logic 0, the signal on pin IRQ is equal to bit Irq. In combination with bit IrqPushPull in register DivIEnReg, the default value of 1 ensures, that the output level on pin IRQ is 3-state.
6	TxIEn	Allows the transmitter interrupt request (indicated by bit TxIRq) to be propagated to pin IRQ.
5	RxIEn	Allows the receiver interrupt request (indicated by bit RxIRq) to be propagated to pin IRQ.
4	IdleIEn	Allows the idle interrupt request (indicated by bit IdleIRq) to be propagated to pin IRQ.
3	HiAlertIEn	Allows the high alert interrupt request (indicated by bit HiAlertIRq) to be propagated to pin IRQ.
2	LoAlertIEn	Allows the low alert interrupt request (indicated by bit LoAlertIRq) to be propagated to pin IRQ.
1	ErrIEn	Allows the error interrupt request (indicated by bit ErrIRq) to be propagated to pin IRQ.
0	TimerIEn	Allows the timer interrupt request (indicated by bit TimerIRq) to be propagated to pin IRQ.

Tab3-9 CommIEnReg bits description

3.2.1.4 DivIEnReg_address 03h

Control bits to enable and disable the passing of interrupt requests.

Bit	7	6	5	4	3	2	1	0
Definition	IRQPLUSPULL	RFU	RFU	RFU	RFU	CRCIEn	RFOnlEn	RFOffIEn

Access Rights	r/w	-	-	-	-	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-10 DivEnReg register

Bit	Symbol	Description
7	IRQPushPull	Set to logic 1, the pin IRQ works as standard CMOS output pad. Set to logic 0, the pin IRQ works as open drain output pad.
6-5	-	Reserved for future use.
4	RFU	Reserved for future use.
3	RFU	Reserved for future use.
2	CRCIEEn	Allows the CRC interrupt request (indicated by bit CRCIRq) to be propagated to pin IRQ.
1	RFOnlEn	Allows the RF field on interrupt request (indicated by bit RFOnlRq) to be propagated to pin IRQ.
0	RFOffEn	Allows the RF field off interrupt request (indicated by bit RFOffRq) to be propagated to pin IRQ.

Tab3-11 DivEnReg bits description

3.2.1.5 CommIRqReg_address04h

Contain Interrupt Request bits.

Bit	7	6	5	4	3	2	1	0
Definition	Set1	TxIRq	RxIRq	IdleIRq	HiAlertIRq	LoAlertIRq	ErrIRq	TimerIRq
Access Rights	w	dy	dy	dy	dy	dy	dy	dy
Reset Value	0	0	0	1	0	1	0	0

Tab3-12 CommIRqReg register

Bit	Symbol	Description
7	Set1	Set to logic 1, Set1 defines that the marked bits in the register CommIRqReg are set. Set to logic 0, Set1 defines, that the marked bits in the register CommIRqReg are cleared.
6	TxIRq	Set to logic 1 immediately after the last bit of the transmitted data was sent out.
5	RxIRq	Set to logic 1 when the receiver detects the end of a valid datastream. If the bit RxNoErr in register RxModeReg is set to logic 1, bit RxIRq is only set to logic 1 when data bytes are available in the FIFO.
4	IdleIRq	Set to logic 1, when a command terminates by itself or when the CommandReg changes its value from any command to the Idle Command. If an unknown command is started, the CommandReg changes its content to the idle state and the bit IdleIRq is set. Starting the Idle Command by the μ -Controller does not set bit IdleIRq
3	HiAlertIRq	Set to logic 1, when bit HiAlert in register Status1Reg is set. In opposition to HiAlert, HiAlertIRq stores this event and can only be reset as indicated by bit Set1.
2	LoAlertIRq	Set to logic 1, when bit LoAlert in register Status1Reg is set. In opposition to LoAlert, LoAlertIRq stores this event and can only be reset as indicated by bit Set1.
1	ErrIRq	Set to logic 1 if any error bit in the Error Register is set.
0	TimerIRq	Set to logic 1 when the timer decrements the TimerValue Register to zero.

Tab3-13 CommIRqReg bits description

3.2.1.6 DivIRqReg_address05h

Contain Interrupt Request bits.

Bit	7	6	5	4	3	2	1	0
Definition	Set2	RFU	RFU	RFU	RFU	CRCIRq	RFOnlRq	RFOffIRq
Access Rights	w	-	-	-	-	dy	dy	dy
Reset Value	0	0	0	0	0	0	x	x

Tab3-14 DivIRqReg register

Bit	Symbol	Description
7	Set2	Set to logic 1, Set2 defines that the marked bits in the register DivIRqReg are set. Set to logic 0, Set2 defines, that the marked bits in the register DivIRqReg are cleared
6-5	RFU	Reserved for future use.
4	RFU	Reserved for future use.
3	RFU	Reserved for future use.
2	CRCIRq	Set to logic 1, when the CRC command is active and all data are processed.
1	RFOnlRq	Set to logic 1, when an external RF field is detected.
0	RFOffIRq	Set to logic 1, when a present external RF field is switched off.

Tab3-15 DivIRqReg bits description

3.2.1.7 ErrorReg_address06h

Error bit register showing the error status of the last command executed.

Bit	7	6	5	4	3	2	1	0
Definition	WrErr	TempErr	RFU	BufferOvfl	CollErr	CRCErr	ParityErr	ProtocolErr
Access Rights	r	r	-	r	r	r	r	r
Reset Value	0	0	0	0	0	0	0	0

Tab3-16 ErrorReg register

Bit	Symbol	Description
7	WrErr	Set to logic 1, when data is written into FIFO by the host controller during the AutoColl command or Authent command or if data is written into FIFO by the host controller during the time between sending the last bit on the RF interface and receiving the last bit on the RF interface.
6	TempErr	Set to logic 1, if the internal temperature sensor detects overheating. In this case, the antenna drivers are switched off automatically. Remark: excuting new command can clear all error bits except TempErr.
5	RFU	Reserved for future use.
4	BufferOvfl	Set to logic 1, if the host controller or a DC17580's internal state machine (e.g. receiver) tries to write data into the FIFO-buffer although the FIFO-buffer is already full.
3	CollErr	Set to logic 1, if a bit-collision is detected. It is cleared automatically at receiver start-up phase. This bit is only valid during the bitwise anticollision at 106 kbit/s. During communication schemes at 212 and 424kbit/s this bit

Bit	Symbol	Description
		is always set to logic 1.
2	CRCErr	Set to logic 1, if bit RxCRCEn in register RxModeReg is set and the CRC calculation fails. It is cleared to 0 automatically at receiver start-up phase.
1	ParityErr	Set to logic 1, if the parity check has failed. It is cleared automatically at receiver start-up phase. Only valid for ISO/IEC 14443A communication at 106 kbit/s.
0	ProtocolErr	Set to logic 1, if one out of the following cases occur: <ul style="list-style-type: none"> Set to logic 1 if the SOF is incorrect. It is cleared automatically at receiver start-up phase. The bit is only valid for 106kbit/s in Communication mode During the Authent Command, bit ProtocolErr is set to logic 1, if the number of bytes received in one data stream is incorrect. Set to logic 1, if the Miller Decoder detects 2 pulses below the minimum time according to the ISO/IEC 14443A definitions.

Tab3-17 ErrorReg bits description

3.2.1.8 Status1Reg_address 07h

Contain status bits of the CRC, Interrupt and FIFO buffer.

Bit	7	6	5	4	3	2	1	0
Definition	RFFreqOK	CRCOk	CRCRReady	Irq	Trunning	RFOon	HiAlert	LoAlert
Access Rights	r	r	r	r	r	r	r	r
Reset Value	0	0	1	0	0	0	0	1

Tab3-18 Status1Reg register

Bit	Symbol	Description
7	RFFreqOK	Indicates if the frequency detected at the RX pin is in the range of 13.56 MHz. Set to logic 1, if the frequency at the RX pin is in the range $12 \text{ MHz} < \text{RX pin frequency} < 15 \text{ MHz}$. Note: The value of RFFreqOK is not defined if the external RF frequency is in the range from 9 to 12 MHz or in the range from 15 to 19 MHz.
6	CRCOk	Set to logic 1, if the CRC Result is zero. For data transmission and reception the bit CRCOk is undefined (use CRCErr in register ErrorReg). CRCOk indicates the status of the CRC coprocessor, during calculation the value changes to 0, when the calculation is done correctly, the value changes to 1.
5	CRCRReady	Set to logic 1, when the CRC calculation has finished. This bit is only valid for the CRC coprocessor calculation using the command CalcCRC.
4	Irq	This bit shows, if any interrupt source requests attention (with respect to the setting of the interrupt enable bits, see register CommIEnReg and DivIEnReg).
3	Trunning	Set to logic 1, if the DC17580's timer unit is running. (The timer will decrement the TcounterValReg with the next timer clock.) Remark: In the gated mode the bit Trunning is set to logic 1, when the timer is enabled by the register bits. This bit is not influenced by the gated signal.
2	RFOon	Set to logic 1, if an external RF field is detected. This bit does not store the state of the RF field.
1	HiAlert	Set to logic 1, when the number of bytes stored in the FIFO-buffer fulfills the following equation: $\text{HiAlert} = (64 - \text{FIFOLength}) \leq \text{WaterLevel}$ Example:

Bit	Symbol	Description
		FIFOLength = 60, WaterLevel = 4 → HiAlert = 1 FIFOLength = 59, WaterLevel = 4 → HiAlert = 0
0	LoAlert	Set to logic 1, when the number of bytes stored in the FIFO-buffer fulfills the following equation: LoAlert = FIFOLength ≤ WaterLevel Example: FIFOLength = 4, WaterLevel = 4 → LoAlert = 1 FIFOLength = 5, WaterLevel = 4 → LoAlert = 0

Tab3-19 Status1Reg bits description

3.2.1.9 Status2Reg_address 08h

Contain status bits of the Receiver, Transmitter and Data mode detector.

Bit	7	6	5	4	3	2	1	0
Definition	TempSensClear	RFU	RFU	RFU	Crypto1On	ModemState		
Access Rights	r/w	r/w	-	-	dy	r	r	r
Reset Value	0	0	0	0	0	0	0	0

Tab3-20 Status2Reg register

Bit	Symbol	Description	
7	TempSensClear	Set to logic 1, this bit clears the temperature error, if the temperature is below the alarm limit of 125 °C.	
6	-	Reserved for future use.	
5-4	-	Reserved for future use.	
3	Crypto1On	This bit indicates that the Crypto1 unit is switched on and therefore all data communication with the card is encrypted. This bit is only valid in Reader/Writer mode for cards. This bit can only be set to logic 1 by a successful execution of the Authent Command. This bit shall be cleared by software.	
2-0	ModemState	ModemState shows the state of the transmitter and receiver state machines.	
		Value	Description
		000	IDLE
		001	Wait for StartSend in register BitFramingReg
		010	TxWait: Wait until RF field is present, if the bit TxWaitRF is set to logic 1. The minimum time for TxWait is defined by the TxWaitReg register.
		011	Sending
		100	RxWait: Wait until RF field is present, if the bit RxWaitRF is set to logic 1. The minimum time for RxWait is defined by the RxWaitReg register.
		101	Wait for data
		110	Receiving

Tab3-21 Status2Reg bits description

3.2.1.10 FIFODataReg_address 09h

Input and output port of 64 byte FIFO buffer.

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Definition	FIFOData							
Access Rights	dy	dy	dy	dy	dy	dy	dy	dy
Reset Value	x	x	x	x	x	x	x	x

Tab3-22 FIFODataReg register

Bit	Symbol	Description
7-0	FIFOData	Data input and output port for the internal 64 byte FIFO buffer. The FIFO buffer acts as parallel in/parallel out converter for all serial data stream in- and outputs.

Tab3-23 FIFODataReg bits description

3.2.1.11 FIFOLevelReg_address 0Ah

Indicate the number of bytes stored in the FIFO.

Bit	7	6	5	4	3	2	1	0
Definition	FlushBuffer		FIFOLevel					
Access Rights	w	r	r	r	r	r	r	r
Reset Value	0	0	0	0	0	0	0	0

Tab3-24 FIFOLevelReg register

Bit	Symbol	Description
7	FlushBuffer	Set to logic 1, this bit clears the internal FIFO buffer's read-pointer and write-pointer and the bit BufferOvfl in the register ErrReg immediately. Reading this bit will always return 0.
6-0	FIFOLevel	Indicate the number of bytes stored in the FIFO-buffer. Writing to the FIFODataReg increments, reading decrements the FIFOLevel.

Tab3-25 FIFOLevelReg bits description

3.2.1.12 WaterLevelReg_address 0Bh

Define the level for FIFO underflow and overflow warning.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	WaterLevel					
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	1	0	0	0

Tab3-26 WaterLevelReg register

Bit	Symbol	Description
7-6	-	Reserved for future use.
5-0	WaterLevel	This register defines a warning level to indicate a FIFO buffer overflow or underflow. The bit HiAlert in Status1Reg is set to logic 1, if the remaining number of bytes in the FIFO buffer space is equal or less than the defined number of WaterLevel bytes. The bit LoAlert in Status1Reg is set to logic 1, if equal or less than WaterLevel bytes are in the FIFO.

Tab3-27 WaterLevelReg bits description

3.2.1.13 ControlReg_address 0Ch

Some control bits.

Bit	7	6	5	4	3	2	1	0
Definition	TstopNow	TstartNow	RFU	RFT	RFU	RxLastBits		
Access Rights	w	w	-	-	-	r	r	r
Reset Value	0	0	0	1	0	0	0	0

Tab3-28 ControlReg register

Bit	Symbol	Description
7	TstopNow	Set to logic 1, the timer stops immediately. Reading this bit will always return 0.
6	TstartNow	Set to logic 1 starts the timer immediately. Reading this bit will always return 0.
5	-	Reserved for future use.
4	RFT	Reserved for production tests.
3	-	Reserved for future use.
2-0	RxLastBits	Shows the number of valid bits in the last received byte. If 0, the whole byte is valid.

Tab3-29 ControlReg bits description

3.2.1.14 BitFramingReg_address 0Dh

Adjustments for bit oriented frames.

Bit	7	6	5	4	3	2	1	0
Definition	StartSend	RxAlign			RFU	TxLastBits		
Access Rights	w	r/w	r/w	r/w	-	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-30 BitFramingReg register

Bit	Symbol	Description
7	StartSend	Set to logic 1, the transmission of data starts. This bit is only valid in combination with the Transceive command.
6-4	RxAlign	Used for reception of bit oriented frames: RxAlign defines the bit position for the first bit received to be stored in the FIFO. Further received bits are stored at the following bit positions. Example: RxAlign = 0: the LSB of the received bit is stored at bit 0, the second received bit is stored at bit position 1. RxAlign = 1: the LSB of the received bit is stored at bit 1, the second received bit is stored at bit position 2. RxAlign = 7: the LSB of the received bit is stored at bit 7, the second received bit is stored in the following byte at bit position 0. This bit shall only be used for bitwise anticollision at 106 kbit/s in Communication mode. In all other modes it shall be set to logic 0.
3	RFU	Reserved for future use.
2-0	TxLastBits	Used for transmission of bit oriented frames: TxLastBits defines the number of bits of the last byte that shall be transmitted. A 000 indicates that all bits of the last byte shall be transmitted.

Tab3-31 BitFramingReg bits description

3.2.1.15 CollReg_address 0Eh

Define the first bit collision detected on the RF interface.

Bit	7	6	5	4	3	2	1	0
Definition	Values AfterColl	RFU	CollPos NotValid	CollPos				
Access Rights	r/w	-	R	R	R	R	R	R
Reset Value	1	0	1	x	x	x	x	x

Tab3-32 CollReg register

Bit	Symbol	Description
7	Values AfterColl	If this bit is set to logic 0, all receiving bits will be cleared after a collision. This bit shall only be used during bitwise anticollision at 106 kbit/s, otherwise it shall be set to logic 1.
6	RFU	Reserved for future use.
5	CollPosNotValid	Set to logic 1, if no Collision is detected or the Position of the Collision is out of the range of bits CollPos.
4-0	CollPos	These bits show the bit position of the first detected collision in a received frame, only data bits are interpreted.
		Example: 00h indicates a bit collision in the 32th bit 01h indicates a bit collision in the 1st bit 08h indicates a bit collision in the 8th bit
		These bits shall only be interpreted if bit CollPosNotValid is set to logic 0.

Tab3-33 CollReg bits description

3.2.1.16 EXReg_address 0Fh

Entrance for access extended registers.

Bit	7	6	5	4	3	2	1	0
Definition	Exmode			EXAddr				
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-34 EXReg register

Bit	Symbol	Description
7-6	Exmode	Access modes to extended registers: 01: writing mode, bit5~0 writes secondary address 10: reading mode, bit5~0 reads secondary address 11: writing mode, bit5~0 writes data 00: reading mode, bit5~0 reads data See section 4.5 "Accessing Extended Register" for more information about access modes
5-0	EXAddr	secondary address or data of extended registers

Tab3-35 EXReg bits description

3.2.2 Page 1 : Communication

3.2.2.1 PageReg_address 10h

Bit	7	6	5	4	3	2	1	0
Definition	UsePageSelect	RFU	RFU	RFU	RFU	RFU	PageSelect	
Access Rights	r/w	-	-	-	-	-	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-36 PageReg register

Bit	Symbol	Description
7	UsePageSelect	Set to logic 1, the value of PageSelect is used as register address A5 and A4. The LSB-bits of the register address are defined by the internal address latch(from serial interface timing), respectively. Set to logic 0, the whole content of the internal address latch defines the register address.
6-2	RFU	Reserved for future use.
1-0	PageSelect	The value of PageSelect is used only if UsePageSelect is set to logic 1. In this case it specifies the register page (which is A5 and A4 of the register address).

Tab3-37 PageReg bits description

3.2.2.2 ModeReg_address 11h

Define general mode settings for transmitting and receiving.

Bit	7	6	5	4	3	2	1	0
Definition	MSBFirst	RFU	TxWaitRF	RFT	RFU	RFT	CRCPreset	
Access Rights	r/w	-	r/w	r/w	r/w	-	r/w	r/w
Reset Value	0	0	1	1	1	1	1	1

Tab3-38 ModeReg register

Bit	Symbol	Description	
7	MSBFirst	Set to logic 1, the CRC coprocessor calculates the CRC with MSB first and the CRCResultMSB and the CRCResultLSB in the CRCResultReg register are bit reversed. Remark: During RF communication this bit is ignored.	
6	RFU	Reserved for future use.	
5	TxWaitRF	Set to logic 1 the transmitter in reader/writer mode can only be started, if an RF field is generated.	
4	RFT	Reserved for production tests.	
3	RFU	Reserved for future use	
2	RFT	Reserved for production tests.	
1-0	CRCPreset	Defines the preset value for the CRC coprocessor for the command CalCRC. Remark: During any communication, the preset values are selected automatically according to the definition in the bits RxMode and TxMode.	
		Value	Description
		00	0000

Bit	Symbol	Description	
		01	6363
		10	A671
		11	FFFF

Tab3-39 ModeReg bits description

3.2.2.3 TxModeReg_address 12h

Define the data rate and framing during transmission.

Bit	7	6	5	4	3	2	1	0
Definition	TxCRCEn	TxSpeed			InvMod	RFU	TxFraming	
Access Rights	r/w	dy	dy	dy	r/w	r/w	dy	dy
Reset Value	0	0	0	0	0	0	0	0

Tab3-40 TxModeReg register

Bit	Symbol	Description	
7	TxCRCEn	Set to logic 1, this bit enables the CRC generation during data transmission. Remark: This bit shall only be set to logic 0 at 106 kbit/s.	
6-4	TxSpeed	Defines the bit rate while data transmission.	
		Value	Description
		000	106 kbit
		001	212 kbit
		010	424 kbit
		011	Reserved
		100	Reserved
		111	Reserved
3	InvMod	Set to logic 1, the modulation for transmitting data is inverted.	
2	RFU	Reserved for future use	
1-0	TxFraming	Defines the framing used for data transmission.	
		Value	Description
		00	ISO/IEC 14443A
		01	Reserved
		11	ISO/IEC 14443B

Tab3-41 TxModeReg bits description

3.2.2.4 RxModeReg_address 13h

Define the data rate and framing during reception.

Bit	7	6	5	4	3	2	1	0
Definition	RxCRCEn	RxSpeed			RxNoErr	RxMultiple	RxFraming	
Access Rights	r/w	dy	dy	dy	r/w	r/w	dy	dy
Reset Value	0	0	0	0	0	0	0	0

ab3-42 RxModeReg register

Bit	Symbol	Description	
7	RxCRCEn	Set to logic 1, this bit enables the CRC calculation during reception. Remark: This bit shall only be set to logic 0 at 106 kbit/s.	
6-4	RxSpeed	Defines the bit rate while data transmission.	
		Value	Description
		000	106 kbit
		001	212 kbit
		010	424 kbit
		011	Reserved
		100	Reserved
		101	Reserved
		110	Reserved
111	Reserved		
3	RxNoErr	If set to logic 1 a not valid received data stream (less than 4 bits received) will be ignored. The receiver will remain active.	
2	RxMultiple	Set to logic 0, the receiver is deactivated after receiving a data frame. Set to logic 1, it is possible to receive more than one data frame. Having set this bit, the Receive and Transceive commands will not terminate automatically. In this case the multiple receiving can only be deactivated by writing any command (except the Receive command) to the CommandReg register or by clearing the bit by the host controller. If set to logic 1, at the end of a received data stream an error byte is added to the FIFO. The error byte is a copy of the ErrorReg register.	
1-0	RxFraming	Defines the expected framing for data reception.	
		Value	Description
		00	ISO/IEC 14443A
		01	Reserved
		10	Reserved
11	ISO/IEC 14443B		

Tab3-43 RxModeReg bits description

3.2.2.5 TxControlReg_address 14h

Control the antenna driver pins TX1 and TX2.

Bit	7	6	5	4	3	2	1	0
Definition	InvTx2RF On	InvTx1Rf On	InvTx2RF Off	InvTx1RF Off	Tx2CW	RFU	Tx2RF En	Tx1RF En
Access Rights	r/w	r/w	r/w	r/w	r/w	-	r/w	r/w
Reset Value	1	0	0	0	0	0	0	0

Tab3-44 TxControlReg register

Bit	Symbol	Description
7	InvTx2RFOn	Set to logic 1, the output signal at pin TX2 will be inverted, if driver TX2 is enabled.
6	InvTx1RfOn	Set to logic 1, the output signal at pin TX1 will be inverted, if driver TX1 is enabled.
5	InvTx2RFOff	Set to logic 1, the output signal at pin TX2 will be inverted, if driver TX2 is disabled.
4	InvTx1RFOff	Set to logic 1, the output signal at pin TX1 will be inverted, if driver TX1 is disabled.

Bit	Symbol	Description
3	Tx2CW	Set to logic 1, the output signal on pin TX2 will deliver continuously the un-modulated 13.56 MHz energy carrier. Set to logic 0, Tx2CW is enabled to modulate the 13.56 MHz energy carrier.
2	RFU	Reserved for future use.
1	Tx2RFEn	Set to logic 1, the output signal on pin TX2 will deliver the 13.56 MHz energy carrier modulated by the transmission data.
0	Tx1RFEn	Set to logic 1, the output signal on pin TX1 will deliver the 13.56 MHz energy carrier modulated by the transmission data.

Tab3-45 TxControlReg bits description

3.2.2.6 TxAutoReg_address 15h

Control the settings of the antenna driver.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	Force100ASK	RFU	RFU	RFU	RFU	RFU	RFU
Access Rights	-	r/w	-	-	-	-	-	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-46 TxAutoReg register

Bit	Symbol	Description
7	RFU	Reserved for future use.
6	Force100ASK	Set to logic 1, Force100ASK forces a 100% ASK modulation independent of the setting in register ModGsPReg.
5-0	RFU	Reserved for future use.

Tab3-47 TxAutoReg bits description

3.2.2.7 TxSelReg_address 16h

Select the sources for the antenna driver.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	DriverSel		ToutSel			
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	1	0	0	0	0

Tab3-48 TxSelReg register

Bit	Symbol	Description	
7-6	-	Reserved for future use.	
5-4	DriverSel	Selects the input of driver Tx1 and Tx2.	
		Value	Description
		00	Tristate Remark: In soft power down the drivers are only in Tristate mode if DriverSel is set to Tristate mode.
		01	Modulation signal (envelope) from the internal coder
		10	Modulation signal (envelope) from TIN
	11	High level Remark: The HIGH level depends on the setting of InvTx1RFOn/InvTx1RFOff and InvTx2RFOn/InvTx2RFOff.	
3-0	ToutSel	Selects the input for the TOUT Pin.	

Bit	Symbol	Description	
		Value	Description
		0000	Tristate
		0001	Low level
		0010	High level
		0011	TestBus signal as defined by bit TestBusBitSel in register TestSel1Reg.
		0100	Modulation signal (envelope) from the internal coder
		0101	Serial data stream to be transmitted.
		0110	Reserved for future use.
		0111	Serial data stream received. Note: Do not use this setting in M1 mode. Miller coding parameters as the bit length can vary.
		1000-1111	Reserved for future use.

Tab3-49 TxSelReg bits description

3.2.2.8 RxSelReg_address 17h

Select internal receiver settings.

Bit	7	6	5	4	3	2	1	0
Definition	UartSel			RxWait				
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	1	0	0	0	0	1	0	0

Tab3-50 RxSelReg register

Bit	Symbol	Description	
7-6	UartSel	Selects the input of the contactless UART	
		Value	Description
		00	Constant Low
		01	Reserved for future use.
		10	Modulation signal from the internal analog module, default
		11	Reserved for future use.
5-0	RxWait	After data transmission, the activation of the receiver is delayed for RxWait bit-clocks. During this 'frame guard time' any signal at pin RX is ignored. This parameter is ignored by the Receive command. All other commands use this parameter. The counter starts with the last modulation pulse of the transmitted data stream.	

Tab3-51 RxSelReg bits description

3.2.2.9 RxThresholdReg_address 18h

Select thresholds for the bit decoder.

Bit	7	6	5	4	3	2	1	0
Definition	MinLevel				RFU	CollLevel		
Access Rights	r/w	r/w	r/w	r/w	-	r/w	r/w	r/w
Reset Value	1	0	0	0	0	1	0	0

Tab3-52 RxThresholdReg register

Bit	Symbol	Description
7-4	MinLevel	Defines the minimum signal strength at the decoder input that shall be accepted. If the signal strength is below this level, it is not evaluated.

3	RFU	Reserved for future use.
2-0	CollLevel	Defines the minimum signal strength at the decoder input that has to be reached by the weaker half-bit of the Manchester-coded signal to generate a bit-collision relatively to the amplitude of the stronger half-bit.

Tab3-53 RxThresholdReg bits description

3.2.2.10 DemodReg_address 19h

Define demodulator settings.

Bit	7	6	5	4	3	2	1	0
Definition	AddIQ		FixIQ	TypeBEOFMode	TauRcv		TauSync	
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	1	0	1	1	1	0	1

Tab3-54 DemodReg register

Bit	Symbol	Description
7-6	AddIQ	Defines the use of I and Q channel during reception. Remark: FixIQ has to be set to logic 0 to enable the following settings.
		Value Description
		00 Select the stronger channel
		01 Select the stronger and freeze the selected during communication
		10 combines the I and Q channel
11 Reserved		
5	FixIQ	If set to logic 1 and the bits of AddIQ are set to X0, the reception is fixed to I channel. If set to logic 1 and the bits of AddIQ are set to X1, the reception is fixed to Q channel.
4	TypeBEOF Mode	Define EOF mode which can be accepted by DC17580, when TypeB. 0: "1" bit after the series of "0" bits is necessary to be accepted. 1: the series of "0" bits can be accepted, no matter there is "1" bit or not afterwards.
3-2	TauRcv	Changes the time constant of the internal during data reception. Remark: If set to 00, the PLL is frozen during data reception.
1-0	TauSync	Changes the time constant of the internal PLL during burst.

Tab3-55 DemodReg bits description

3.2.2.11 RFU_address 1Ah

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Access Rights	-	-	-	-	-	-	-	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-56 RFU register

Bit	Symbol	Description
7-0	RFU	Reserved for future use.

Tab3-57 RFUReg bits description

3.2.2.12 RFU_address 1Bh

Bit	7	6	5	4	3	2	1	0
-----	---	---	---	---	---	---	---	---

Definition	RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Access Rights	-	-	-	-	-	-	-	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-58 RFU register

Bit	Symbol	Description
7-0	RFU	Reserved for future use.

Tab3-59 RFUReg bits description

3.2.2.13 TarCardReg_address 1Ch

Control part of transmission parameters in ISO/IEC 14443A when Card operation mode.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RFU	RFU	RFU	RFU	TxWait	
Access Rights	-	-	-	-	-	-	r/w	r/w
Reset Value	0	1	1	0	0	0	1	0

Tab3-60 TarCardReg register

Bit	Symbol	Description
7-2	RFU	Reserved for future use.
1-0	TxWait	These bits define the additional response time between receive and transmit. Per default 7 bits are added to the value of the register bit.

Tab3-61 TarCardReg bits description

3.2.2.14 RxReg_address 1D h

Allows manual fine tuning of the internal receiver.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RFU	ParityDisable	RFU	RFU	RFU	RFU
Access Rights	-	-	-	r/w	-	-	-	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-62 RxReg register

Bit	Symbol	Description
7-5	RFU	Reserved for future use.
4	Parity Disable	If this bit is set to logic 1, the generation of the Parity bit for transmission and the Parity-Check for receiving is switched off. The received Parity bit is handled as a data bit.
3-0	RFU	Reserved for future use.

Tab3-63 RxReg bits description

3.2.2.15 TypeBReg_address 1Eh

Control of the receiver when ISO/IEC 14443B.

Bit	7	6	5	4	3	2	1	0
Definition	RxSOF Req	RxEof Req	RFU	EOFSO Fwidth	NoTxSOF	NoTxEOF	TxEGT	
Access Rights	r/w	r/w	-	r/w	r/w	r/w	r/w	r/w

Reset Value	0	0	0	0	0	0	0	0
-------------	---	---	---	---	---	---	---	---

Tab3-64 TypeBReg register

Bit	Symbol	Description	
7	RxSOFReq	If this bit is set to logic 1, the SOF is required. A data stream starting without SOF is ignored. If this bit is cleared, a data stream with and without SOF is accepted. The SOF will be removed and not written into the FIFO.	
6	RxEOFReq	If this bit is set to logic 1, the EOF is required. A data stream ending without EOF will generate a Protocol-Error. If this bit is cleared, a data stream with and without EOF is accepted. The EOF will be removed and not written into the FIFO.	
5	RFU	Reserved for future use.	
4	EOFSOFWidth	If this bit is set to logic 1 and EOFSOFAadjust bit is logic 0, the SOF and EOF will have the maximum length defined in ISO/IEC 14443B. If this bit is cleared and EOFSOFAadjust bit is logic 0, the SOF and EOF will have the minimum length defined in ISO/IEC 14443B. If this bit is set to 1 and the EOFSOFAadjust bit is logic 1 will result in: SOF low = (11etu - 8 cycles)/fc, SOF high = (2 etu + 8 cycles)/fc, EOF low = (11 etu - 8 cycles)/fc. If this bit is set to 0 and the EOFSOFAadjust bit is logic 1 will result in an incorrect system behavior in respect to ISO specification.	
3	NoTxSOF	If this bit is set to logic 1, the generation of the SOF is suppressed.	
2	NoTxEOF	If this bit is set to logic 1, the generation of the EOF is suppressed.	
1-0	TxEGT	These bits define the length of the EGT.	
		00	0 bit
		01	2 bits
		10	4 bits
		11	6 bits

Tab3-65 TypeBReg bits description

3.2.2.16 RFU_address 1Fh

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	1	1	1	0	1	0	1	1

Tab3-66 SerialSpeedReg register

3.2.3 Page 2: Configuration

3.2.3.1 PageReg_address 20h

Bit	7	6	5	4	3	2	1	0
Definition	UsePageSelect	RFU	RFU	RFU	RFU	RFU	PageSelect	
Access Rights	r/w	-	-	-	-	-	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-67 PageReg register

Bit	Symbol	Description
7	UsePageSelect	Set to logic 1, the value of PageSelect is used as register address A5 and A4. The LSB-bits of the register address are defined by the internal address latch(from serial interface timing), respectively. Set to logic 0, the whole content of the internal address latch defines the register address.
6-2	RFU	Reserved for future use.
1-0	PageSelect	The value of PageSelect is used only if UsePageSelect is set to logic 1. In this case it specifies the register page (which is A5 and A4 of the register address).

Tab3-68 PageReg bits description

3.2.3.2 CRCResultMSBReg_address 21h

Show the actual result of the CRC calculation.

Remark: The CRC is split into two 8-bit register.

Remark: Setting the bit MSBFirst in ModeReg register reverses the bit ordering, the byte order is not changed.

Bit	7	6	5	4	3	2	1	0
Definition	CRCResultMSB							
Access Rights	r	r	r	r	r	r	r	r
Reset Value	1	1	1	1	1	1	1	1

Tab3-69 CRCResultReg register

Bit	Symbol	Description
7-0	CRCResultMSB	This register shows the actual value of the most significant byte of the CRCResultReg register. It is valid only if bit CRCReady in register Status1Reg is set to logic 1.

Tab3-70 CRCResultReg bits description

3.2.3.3 CRCResultLSBReg_address 22h

Bit	7	6	5	4	3	2	1	0
Definition	CRCResultLSB							
Access Rights	r	r	r	r	r	r	r	r
Reset Value	1	1	1	1	1	1	1	1

Tab3-71 CRCResultReg register

Bit	Symbol	Description
7-0	CRCResultLSB	This register shows the actual value of the least significant byte of the CRCResult register. It is valid only if bit CRCReady in register Status1Reg is set to logic 1.

Tab3-72 CRCResultReg bits description

3.2.3.4 GsNOffReg_address 23h

Selects the conductance for the N-driver of the antenna driver pins TX1 and TX2 when the driver is switched off.

Bit	7	6	5	4	3	2	1	0
Definition	CWGsNOff				ModGsNOff			
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w

Bit	7	6	5	4	3	2	1	0
Reset Value	1	0	0	0	1	0	0	0

Tab3-73 GsNOffReg register

Bit	Symbol	Description
7-4	CWGsNOff	The value of this register defines the conductance of the output N-driver during times of no modulation. Note: The conductance value is binary weighted. Note: During soft Power-down mode the highest bit is forced to 1. Note: The value of the register is only used if the driver is switched off. Otherwise the bit value CWGsNOn of register GsNOnReg is used. Note: This value is used for LoadModulation.
3-0	ModGsNOff	The value of this register defines the conductance of the output N-driver for the time of modulation. This may be used to regulate the modulation index. Note: The conductance value is binary weighted. Note: During soft Power-down mode the highest bit is forced to 1. Note: The value of the register is only used if the driver is switched off. Otherwise the bit value ModGsNOn of register GsNOnReg is used. Note: This value is used for LoadModulation.

Tab3-74 GsNOffReg bits description

3.2.3.5 ModWidthReg_address24h

Control the modulation width settings.

Bit	7	6	5	4	3	2	1	0
Definition	ModWidth							
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	1	0	0	1	1	0

Tab3-75 ModWidthReg register

Bit	Symbol	Description
7-0	ModWidth	These bits define the width of the Miller modulation as multiples of the carrier frequency $(\text{ModWidth} + 1)/f_c$. The maximum value is half the bit period.

Tab3-76 ModWidthReg bits description

3.2.3.6 RFU_address 25h

Adjust the bitphase at 106 kbit during transmission.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RFU	RFU	RFU	RFU	RFU	RFU
Access Rights	-	-	-	-	-	-	-	-
Reset Value	1	0	0	0	0	1	1	1

Tab3-77 TxBitPhaseReg register

Bit	Symbol	Description
7-0	RFU	Reserved for future use.

Tab3-78 TxBitPhaseReg bits description

3.2.3.7 RFCfgReg_address 26h

Configure the receiver gain.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RxGain			RFU			
Access Rights	-	r/w	r/w	r/w	-	-	-	-
Reset Value	0	1	0	0	1	0	0	0

Tab3-79 RFCfgReg register

Bit	Symbol	Description	
7	RFU	Reserved for future use.	
6-4	RxGain	This register defines the receivers signal voltage gain factor:	
		Value	Description
		000	18 dB
		001	23 dB
		010	18 dB
		011	23 dB
		100	33 dB
		101	38 dB
		110	43 dB
111	48 dB		
3-0	RFU	Reserved for future use.	

Tab3-80 RFCfgReg bits description

3.2.3.8 GsNOnReg_address 27h

Select the conductance for the N-driver of the antenna driver pins TX1 and TX2 when the driver is switched on.

Bit	7	6	5	4	3	2	1	0
Definition	CWGsNOn				ModGsNOn			
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	1	0	0	0	1	0	0	0

Tab3-81 GsNOnReg register

Bit	Symbol	Description
7-4	CWGsnOn	The value of this register defines the conductance of the output N-driver during times of no modulation. This may be used to regulate the output power and subsequently current consumption and operating distance. Remark: The conductance value is binary weighted. Remark: During soft Power-down mode the highest bit is forced to 1. Remark: This value is only used if the driver TX1 or TX2 are switched on. Otherwise the value of the bits CWGsNOff of register GsNOffReg is used.
3-0	ModGsNOn	The value of this register defines the conductance of the output N-driver for the time of modulation. This may be used to regulate the modulation index. Remark: The conductance value is binary weighted. Remark: During soft Power-down mode the highest bit is forced to 1. Remark: This value is only used if the driver TX1 or Tx2 are switched on. Otherwise the value of the bits ModsNOff of register GsNOffReg is used.

Tab3-82 GsNOnReg bits description

3.2.3.9 CWGsPReg_address 28h

Define the conductance of the P-driver during times of no modulation.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	CWGsP					
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	1	0	0	0	0	0

Tab3-83 CWGsPReg register

Bit	Symbol	Description
7-6	RFU	Reserved for future use.
5-0	CWGsP	The value of this register defines the conductance of the output P-driver. This may be used to regulate the output power and subsequently current consumption and operating distance. Remark: The conductance value is binary weighted. Remark: During soft Power-down mode the highest bit is forced to 1.

Tab3-84 CWGsPReg bits description

3.2.3.10 ModGsPReg_address 29h

Define the driver P-output conductance during modulation.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	ModGsP					
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	1	0	0	0	0	0

Tab3-85 ModGsPReg register

Bit	Symbol	Description
7-6	RFU	Reserved for future use.
5-0	ModGsP	The value of this register defines the conductance of the output P-driver for the time of modulation. This may be used to regulate the modulation index. Remark: The conductance value is binary weighted. Remark: During soft Power-down mode the highest bit is forced to 1.

Tab3-86 ModGsPReg bits description

3.2.3.11 TmodeReg , TprescalerReg_address 2Ah

Define settings for the timer.

Remark: The Prescaler value is split into two 8-bit registers.

Bit	7	6	5	4	3	2	1	0
Definition	Tauto	Tgated		TautoRestart	Tprescaler_Hi			
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-87 TmodeReg register

Bit	Symbol	Description
-----	--------	-------------

Bit	Symbol	Description	
7	Tauto	Set to logic 1, the timer starts automatically at the end of the transmission in all communication modes at all speeds. The timer stops after the 5 th bit (1 startbit, 4 databits) if the bit RxMultiple in the register RxModeReg is not set. If RxMultiple is set to logic 1, the timer never stops. In this case the timer can be stopped by setting the bit TstopNow in register ControlReg to 1. Setting to logic 0 indicates, that the timer is not influenced by the protocol.	
6-5	Tgated	The internal timer is running in gated mode. Remark: In the gated mode, the bit Trunning is 1 when the timer is enabled by the register bits.	
		Value	Description
		00	Non gated mode
		01	Reserved for future use
		10	-
11	-		
4	TautoRestart	Set to logic 1, the timer automatically restarts its count-down from TreloadValue, instead of counting down to 0. Set to logic 0 the timer decrements to 0 and the bit TimerIRq is set to logic 1.	
3-0	Tprescaler_Hi	Defines higher 4 bits for Tprescaler. $F_{Timer} = 13.56 \text{ MHz} / (2 * TpreScaler + 1)$ Where TpreScaler = [Tprescaler_Hi: Tprescaler_Lo] (total 12 bits) For detailed description, see section 9 "Timer Unit".	

Tab3-88 TmodeReg bits description

3.2.3.12 TprescalerLoReg_address 2Bh

Bit	7	6	5	4	3	2	1	0
Definition	Tprescaler_Lo							
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-89 TprescalerReg register

Bit	Symbol	Description
7-0	Tprescaler_Lo	Defines lower 8 bits for Tprescaler. The f_{Timer} formula refers to the description of Tprescaler_Hi in TmodeReg register.

Tab3-90 TprescalerReg bits description

3.2.3.13 TreloadHiReg_address 2Ch

Describe the 16-bit long timer reload value.

Bit	7	6	5	4	3	2	1	0
Definition	TreloadVal_Hi							
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-91 TreloadHiReg register

Bit	Symbol	Description
-----	--------	-------------

7-0	TreloadVal_Hi	Defines the higher 8 bits for the TreloadReg. With a start event the timer loads the TreloadVal. Changing this register affects the timer only at the next start event.
-----	---------------	--

Tab3-92 TreloadHiReg bits description

3.2.3.14 TreloadLoReg_address 2Dh

Bit	7	6	5	4	3	2	1	0
Definition	TreloadVal_Lo							
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-93 TreloadLoReg register

Bit	Symbol	Description
7-0	TreloadVal_Lo	Defines the lower 8 bits for the TreloadReg. With a start event the timer loads the TreloadVal. Changing this register affects the timer only at the next start event.

Tab3-94 TreloadLoReg bits description

3.2.3.15 TcounterValHiReg_address 2Eh

Show the current value of the timer.

Bit	7	6	5	4	3	2	1	0
Definition	TcounterVal_Hi							
Access Rights	r	r	r	r	r	r	r	r
Reset Value	x	x	x	x	x	x	x	x

Tab3-95 TcounterValHiReg register

Bit	Symbol	Description
7-0	TcounterVal_Hi	Current value of the timer, higher 8 bits.

Tab3-96 TcounterValHiReg bits description

3.2.3.16 TcounterValLoReg_address 2Fh

Bit	7	6	5	4	3	2	1	0
Definition	TcounterVal_Lo							
Access Rights	r	r	r	r	r	r	r	r
Reset Value	x	x	x	x	x	x	x	x

Tab3-97 TcounterValLoReg register

Bit	Symbol	Description
7-0	TcounterVal_Lo	Current value of the timer, lower 8 bits.

Tab3-98 TcounterValLoReg bits description

3.2.4 Page 3: Test

3.2.4.1 PageReg_address 30h

Bit	7	6	5	4	3	2	1	0
Definition	UsePageSelect	RFU	RFU	RFU	RFU	RFU	PageSelect	
Access Rights	r/w	-	-	-	-	-	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-99 PageReg register

Bit	Symbol	Description
7	UsePageSelect	Set to logic 1, the value of PageSelect is used as register address A5 and A4. The LSB-bits of the register address are defined by the internal address latch(from serial interface timing), respectively. Set to logic 0, the whole content of the internal address latch defines the register address.
6-2	RFU	Reserved for future use.
1-0	PageSelect	The value of PageSelect is used only if UsePageSelect is set to logic 1. In this case it specifies the register page (which is A5 and A4 of the register address).

Tab3-100 PageReg bits description

3.2.4.2 TestSel1Reg_address 31h

General test signal configuration.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	SAMClockSel	SAMClkD1	TstBusBitSel			
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-101 TestSel1Reg register

Bit	Symbol	Description	
7-6	RFU	Reserved for future use.	
5-4	SAMClockSel	Defines the source for the 13.56 MHz SAM clock	
		Value	Description
		00	GND- SAM Clock switched off
		01	clock derived by the internal oscillator
		10	-
	11	clock derived by the RF field	
3	SAMClkD1	Set to logic 1, the SAM clock is delivered to D1.	
2-0	TstBusBitSel	Select the TestBus bit from the testbus to be propagated to TOUT.	

Tab3-102 TestSel1Reg bits description

3.2.4.3 TestSel2Reg_address 32h

General test signal configuration and PRBS control.

Bit	7	6	5	4	3	2	1	0
Definition	TstBusFlip	PRBS9	PRBS15	TestBusSel				
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-103 TestSel2Reg register

Bit	Symbol	Description
7	TstBusFlip	If set to logic 1, the testbus is mapped to the parallel port by the following order: TstBusBit4, TstBusBit3, TstBusBit2, TstBusBit6, TstBusBit5, TstBusBit0. Refer to section 15 "Testsignals".
6	PRBS9	Starts and enables the PRBS9 sequence according ITU-TO150. Remark: All relevant registers to transmit data have to be configured before entering PRBS9 mode. Remark: The data transmission of the defined sequence is started by the Transmit command.

5	PRBS15	Starts and enables the PRBS15 sequence according ITU-TO150. Remark: All relevant registers to transmit data have to be configured before entering PRBS15 mode. Remark: The data transmission of the defined sequence is started by the Transmit command.
4-0	TestBusSel	Selects the testbus. Refer to section "Testsignals".

Tab3-104 TestSel2Reg bits description

3.2.4.4 TestPinEnReg_address33h

Enable the pin output driver on D1-D6.

Bit	7	6	5	4	3	2	1	0
Definition	RS232LineEn	TestPinEn						RFU
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	-
Reset Value	1	0	0	0	0	0	0	0

Tab3-105 TestPinEnReg register

Bit	Symbol	Description
7	RS232LineEn	Set to logic 0, the lines MX and DTRQ for the serial UART are disabled.
6-1	TestPinEn	Enables the output driver on the D1~D4 test pins. Example: Setting bit 1 to 1 enables D1 Setting bit 4 to 1 enables D4
0	RFU	Reserved for future use.

Tab3-106 TestPinEnReg bits description

3.2.4.5 TestPinValueReg_address 34h

Define the values for the 6-bit parallel port when it is used as I/O.

Bit	7	6	5	4	3	2	1	0
Definition	UseIO	TestPinValue						RFU
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-107 TestPinValueReg register

Bit	Symbol	Description
7	UseIO	Set to logic 1, this bit enables the I/O functionality for the 6-bit parallel port in case one of the serial interfaces is used. The input/output behavior is defined by TestPinEn in register TestPinEnReg. The value for the output behavior is defined in the bits TestPinVal.
6-1	TestPinValue	Defines the value of the 6-bit parallel port, when it is used as I/O. Each output has to be enabled by the TestPinEn bits in register TestPinEnReg. Remark: Reading the register indicates the actual status of the pins D6 ~D1 if UseIO is set to logic 1. If UseIO is set to logic 0, the value of the register TestPinValueReg is read back.
0	RFU	Reserved for future use.

Tab3-108 TestPinValueReg bits description

3.2.4.6 TestBusReg_address 35h

Show the status of the internal testbus.

Bit	7	6	5	4	3	2	1	0
Definition	TestBus							
Access Rights	r	r	r	r	r	r	r	r
Reset Value	x	x	x	x	x	x	x	x

Tab3-109 TestBusReg register

Bit	Symbol	Description
7-0	TestBus	Shows the status of the internal testbus. The testbus is selected by the register TestSel2Reg. See section "Testsignals".

Tab3-110 TestBusReg bits description

3.2.4.7 TestCtrlReg_address 36h

Test control.

Bit	7	6	5	4	3	2	1	0
Definition	RFT	AmpRcv	RFU	RFU	RFT	RFT	RFT	RFT
Access Rights	-	r/w	-	-	-	-	-	-
Reset Value	0	1	0	0	0	0	0	0

Tab3-111 TestCtrlReg register

Bit	Symbol	Description
7	RFT	Reserved for production tests.
6	AmpRcv	If set to logic 1, the internal signal processing in the receiver chain is performed non-linear. This increases the operating distance in communication modes at 106 kbit/s. Remark: Due to the non linearity the effect of the bits MinLevel and CollLevel in the register RxThresholdReg are as well non linear.
5	RFU	Reserved for future use.
4	RFU	Reserved for future use.
3-0	RFT	Reserved for production tests.

Tab3-112 TestCtrlReg bits description

3.2.4.8 RFTReg_address 37h

Bit	7	6	5	4	3	2	1	0
Definition	RFT							
Access Rights	r	r	r	r	r	r	r	r
Reset Value	x	x	x	x	x	x	x	x

Tab3-113 RFTReg register

Bit	Symbol	Description
7-0	RFT	Reserved for production tests.

Tab3-114 RFTReg bits description

3.2.4.9 RFU_address 38h

Bit	7	6	5	4	3	2	1	0
Definition	RFU							
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	0	0	0	0	0	0

Tab3-115 RFU register

Bit	Symbol	Description
-----	--------	-------------

7-0	RFU	Reserved for future use.
-----	-----	--------------------------

Tab3-116 RFU bits description

3.2.4.10 RFU_address 39h

Define the testvalue for TestDAC1.

Bit	7	6	5	4	3	2	1	0
Definition	RFT	RFU	RFU					
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	x	x	x	x	x	x

Tab3-117 TestDAC1Reg register

Bit	Symbol	Description
7	RFT	Reserved for production tests.
6-0	RFU	Reserved for future use.

Tab3-118 TestDAC1Reg bits description

3.2.4.11 RFU_address 3Ah

Define the testvalue for TestDAC2, and some control options.

Bit	7	6	5	4	3	2	1	0
Definition	RFU	RFU	RFU					
Access Rights	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	0	0	x	x	x	x	x	x

Tab3-119 TestDAC2Reg register

Bit	Symbol	Description
7-0	RFU	Reserved for future use.

Tab3-120 TestDAC2Reg bits description

3.2.4.12 TestADCReg_address 3Bh

Show the actual value of ADC I and Q channel.

Bit	7	6	5	4	3	2	1	0
Definition	ADC_I				ADC_Q			
Access Rights	r	r	r	r	r	r	r	r
Reset Value	x	x	x	x	x	x	x	x

Tab3-121 TestADCReg register

Bit	Symbol	Description
7-4	ADC_I	Shows the actual value of ADC I channel.
3-0	ADC_Q	Shows the actual value of ADC Q channel.

Tab3-122 TestADCReg bits description

3.2.4.13 RFTReg_address 3Ch

Bit	7	6	5	4	3	2	1	0
Definition	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
Access Rights	-	-	-	-	-	-	-	-
Reset Value	1	1	1	1	1	1	1	1

Tab3-123 RFTReg register

Bit	Symbol	Description
7-0	RFT	Reserved for production tests.

Tab3-124 RFTReg bits description

3.2.4.14 RFTReg_address 3Dh

Bit	7	6	5	4	3	2	1	0
Definition	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
Access Rights	-	-	-	-	-	-	-	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-125 RFTReg register

Bit	Symbol	Description
7-0	RFT	Reserved for production tests.

Tab3-126 RFTReg bits description

3.2.4.15 RFTReg_address 3Eh

Bit	7	6	5	4	3	2	1	0
Definition	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
Access Rights	-	-	-	-	-	-	-	-
Reset Value	0	0	0	0	0	0	1	1

Tab3-127 RFTReg register

Bit	Symbol	Description
7-0	RFT	Reserved for production tests.

Tab3-128 RFTReg bits description

3.2.4.16 RFTReg_address 3Fh

Bit	7	6	5	4	3	2	1	0
Definition	RFT	RFT	RFT	RFT	RFT	RFT	RFT	RFT
Access Rights	-	-	-	-	-	-	-	-
Reset Value	0	0	0	0	0	0	0	0

Tab3-129 RFTReg register

Bit	Symbol	Description
7-0	RFT	Reserved for production tests.

Tab3-130 RFTReg bits description

3.2.5 Extended Register

DC17580 implements a set of extended registers by taking advantage of 0F address. Detailed extended registers accessing description refers to section 4.5 “Accessing Extended Register”.

3.2.5.1 ExReg_AuxCtrl_address 0F/31h

Bits	7-6	5	4	3	2	1	0
Definition	ExMode	-	ExReg_AuxCtrl				
Access Rights	r/w	-	r/w	r/w	r/w	r/w	r/w
Reset Value	00	0	1	0	0	0	0

位	符号	描述
5	-	-
4-0	ExReg_AuxCtrl	Default 5'h10 disable all test. 5'h00: Bias output current 5'h01: Bandgap output current 5'h02: Output of path I sample 5'h03: Negative output of path I amplifier 5'h04: Positive output of path I amplifier 5'h05: Negative output of path Q amplifier 5'h06: Positive output of path Q amplifier 5'h07: Ldo15 bias voltage 5'h08: Ldo15 bias voltage 5'h09: Bandgap bias voltage 5'h0A: Reference voltage 5'h0B: Ldo15 reference voltage 5'h0C: Output of Path Q sample 5'h0D: Flag of crystal oscillator 5'h0E: Power volatage 5'h0F: Null

3.2.5.2 RapidRFIRq_address 0F/3Bh

Bit	7-6	5	4	3	2	1	0
Definition	ExMode	-	-	-	-	-	IrqRapidRF_On
Access Rights	r/w	-	-	-	-	-	r
Reset Value	00	0	0	0	0	0	0

Tab3-131 RapidRFIRqregister

Bit	Symbol	Description
7-6	ExMode	Mode bits of extended registers. For details, see section 4.5 "Accessing Extended Register". Configured according to different access requirements. The "00" is always back when reading them.
5-1	-	-
0	IrqRapidRF_On	Set to 1, when turns into RapidRF Mode

Tab3-132 RapidRFIRq bits description

3.2.5.3 RapidRFCtrl0_address 0F/3Ch

Bit	7-6	5	4	3	2	1	0
Definition	ExMode	conf_rapidrf_irqinv	conf_rapidrf_irqpushpull	RFU	conf_rapidrf_		
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	00	1	0	1	0	0	0

Tab3-133 RapidRFCtrl0register

Bit	Symbol	Description
5	conf_rapidrf_irqinv	IrqInv in RapifRF Mode (for description see [0x02][7]IrqInv)

4	conf_rapidrf_irq_pushpull	IRQPushPull in RapifRF Mode (for description see [0x03][7]IRQPushPull)
3	RFU	-
2-0	conf_rapidrf	Duration Configuration of RapidRF. 3'b000: RapidRF Mode Off(default); 3'b001: 5μs; 3'b010: 10μs; 3'b011: 20μs; 3'b100: 40μs; 3'b101: 80μs; 3'b110: 160μs; 3'b111: 320μs;

Tab3-134 RapidRFCtrl0 bits description

3.2.5.4 RapidRFCtrl1_address 0F/3Dh

Bit	7-6	5	4	3	2	1	0
Definition	ExMode	en_rapidrf_tx2rf	en_rapidrf_tx1rf	conf_rapidrf_invtx2rfon	conf_rapidrf_invtx1rfon	conf_rapidrf_invtx2rfoff	conf_rapidrf_invtx1rfoff
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	00	0	0	0	0	0	0

Tab3-135 RapidRFCtrl1 register

Bit	Symbol	Description
5	en_rapidrf_tx2rf	Tx2RFEn in RapifRF Mode. (for description see [0x14][1]Tx2RFEn)
4	en_rapidrf_tx1rf	Tx1RFEn in RapifRF Mode. (for description see [0x14][0]Tx1RFEn)
3	conf_rapidrf_invtx2rfon	InvTx2RFOn in RapifRF Mode. (for description see [0x14][7] InvTx2RFOn)
2	conf_rapidrf_invtx1rfon	InvTx1RFOn in RapifRF Mode. (for description see [0x14][5]InvTx2RFOff)
1	conf_rapidrf_invtx2rfoff	InvTx2RFOff in RapifRF Mode. (for description see [0x14][5]InvTx2RFOff)
0	conf_rapidrf_invtx1rfoff	InvTx1RFOff in RapifRF Mode. (for description see [0x14][4]InvTx1RFOff)

Tab3-136 RapidRFCtrl1 bits description

Remark: Please hold default values for the other extended registers in different address. Or uncertain consequence may occur.

3.2.5.5 RapidRFCtrl2_address 0F/3Eh

Bit	7-6	5	4	3	2	1	0
Definition	ExMode	conf_rapidrf_cwvsp					
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	00	1	0	0	0	0	0

Tab3-137 RapidRFCtrl2 register

Bit	Symbol	Description
5-0	conf_rapidrf_cwvsp	CWGsP in RapifRF Mode. (for description see [0x28][4:0]CWGsP)

Tab3-138 RapidRFCtrl2 bits description

Remark: Please hold default values for the other extended registers in different address. Or uncertain consequence may occur.

3.2.5.6 RapidRFCtrl3_address 0F/3Fh

Bit	7-6	5	4	3	2	1	0
Definition	ExMode	en_rapidrf_flag2tout	RapidRfOnlEn	conf_rapidrf_cwgsnon			
Access Rights	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Reset Value	00	0	1	1	0	1	1

Tab3-139 RapidRFCtrl3 register

Bit	Symbol	Description
5	en_rapidrf_flag2tout	Set to 1, RapidRF flag will be sent out through pin TOUT.
4	RapidRfOnlEn	Allows the RapidRF On (indicated by bit IrqRapidRF_On) to be propagated to pin IRQ.
3-0	conf_rapidrf_cwgsnon	CWGsNOn in RapifRF Mode. (for description see[0x27][7:4]CWGsNOn)

Tab3-140 RapidRFCtrl3 bits description

Remark: Please hold default values for the other extended registers in different address. Or uncertain consequence may occur.

4 Host Interfaces

4.1 SPI Interface

A serial peripheral interface (SPI compatible) is supported by DC17580 to enable high-speed (up to 10Mbit/s) communication to the host. The DC17580 acts as a slave during SPI communication.

The SPI clock signal SCK must be generated by the master. Data bytes on both MOSI and MISO lines are sent with the MSB first. Data on both MOSI and MISO lines must be stable on the rising edge of the clock and can be changed on the falling edge.

4.1.1 SPI Read Data

Reading data using SPI requires the byte order shown in Tab 4-2 to be used. The first byte sent defines both the mode and the address.

Line	Byte 0	Byte 1	Byte 2	To	Byte n	Byte n+1
MOSI	address 0	address 1	address 2	address n	00
MISO	X	data 0	data 1	data n-1	data n

Tab4-1 MOSI and MISO byte order

4.1.2 SPI Write Data

Writing data using SPI requires the byte order shown in Tab 4-3 to be used. The first byte sent defines both the mode and the address.

Line	Byte 0	Byte 1	Byte 2	To	Byte n	Byte n+1
MOSI	address 0	data 0	data 1	data n-1	data n
MISO	X	X	X	X	X

Tab4-2 MOSI and MISO byte order

4.1.3 SPI Address Byte

The first byte, defining mode and address, has to meet the following format in Tab 4-4. The MSB of the first byte defines the mode used. To read data from the DC17580 the MSB is set to logic 1. To write data to the DC17580, the MSB must be set to logic 0. Bits 6 to 1 define the address and the LSB is always set to logic 0.

7 (MSB)	6	5	4	3	2	1	0 (LSB)
1 = read 0 = write	address						0

Tab4-3 Address byte format

4.2 Accessing Extended Register

The extended registers of DC17580 shall be accessed by two stages of address. All kinds of host interfaces can access the extended registers. The primary address is always set to 0Fh. The 6-bit secondary address can be latched by writing 0x0F register as usual. Tab 4-12 lists the byte definition of extended register at 0x0F.

7 (MSB)	6	5	4	3	2	1	0 (LSB)
=01	Secondary address for extended register write access						
=10	Secondary address for extended register read access						
=11	Data for extended register write access						
=00	Data for extended register read access						

Tab4-4 Byte definition of extended register

4.2.1 Write Extended Register

The procedure for writing common registers of DC17580:

1. write address of target common register, and set writing mode meanwhile
2. write data to target common register

The procedure for writing an extended register is as following 4 steps:

1. write 0F address, and set writing mode(according to SPI specification)
2. write secondary address of target extended register(01b + 6-bit secondary address)
3. write 0F address, and set writing mode(according to SPI specification)
4. write data to target extended register(11b + 6-bit data)

Fig 4- 12 lists the writing flow:



Fig4-1 Extended register write progress

4.2.2 Read Extended Register

The procedure for reading common registers of DC17580:

1. write address of target common register, and set reading mode meanwhile
2. read data back from target common register

The procedure for reading an extended register is as following 4 steps:

1. write 0F address, and set writing mode(according to SPI specification)
2. write secondary address of target extended register(10b + 6-bit secondary address)
3. write 0F address, and set reading mode(according to SPI specification)
4. read data back from target extended register(00b + 6-bit data)

Fig 4- 13 lists the reading flow:




Fig4-2 Extended register read progress

5 Analog Interface And Contactless UART

5.1 General

DC17580 supports the external host online with framing and error checking of the contactless protocol requirements up to 424 kBd.

The contactless UART handles the protocol requirements for the communication protocols in cooperation with the host. Protocol handling generates and processes bit and byte-oriented framing. In addition, it handles error detection such as parity and CRC, based on the various supported contactless communication protocols.

Remarks: The size and tuning of the antenna and the power supply voltage have an important impact on the RF performance and operating distance.

5.2 TX Driver

TX1 and TX2 are both contactless RF transmitting pins. The signal on pins TX1 and TX2 is the 13.56 MHz energy carrier modulated by an envelope signal. It can be used to drive an antenna directly using a few passive components for matching and filtering. The signal on pins TX1 and TX2 can be configured using the TxControlReg register.

The modulation index can be set by adjusting the impedance of the drivers. The impedance of the p-driver can be configured using registers CWGsPReg and ModGsPReg. The impedance of the n-driver can be configured using the GsNReg register. The modulation index also depends on the antenna design and tuning.

The TxModeReg and TxSelReg registers control the data rate and framing during transmission and the antenna driver setting to support the different requirements at the different modes and transfer speeds.

Tx1RF En Bit	Force10 0ASK Bit	InvTx1 RFO n Bit	InvTx1 RFO ff Bit	Envelope	Pin TX1	GSPMos	GSNMos	Remarks
0	X	X	X	X	X	X	X	not specified if RF is switched off
1	0	0	X	0	RF	pMod	nMod	100 % ASK: pin TX1 pulled to logic 0, independent of the InvTx1RFOff bit
				1	RF	pCW	nCW	
	0	1	X	0	RF	pMod	nMod	
				1	RF	pCW	nCW	
	1	1	X	0	0	pMod	nMod	
				1	RF_n	pCW	nCW	

Tab5-1 Controlling signals and settings on pin TX1

Tx1RF En Bit	Force10 0ASK Bit	Tx2 CW Bit	InvTx2 RFO n Bit	InvTx2 RFO ff Bit	Envelope	Pin TX2	GSPMos	GSNMos	Remarks	
0	X	X	X	X	X	X	X	X	not specified if RF is switched off	
1	0	0	0	X	0	RF	pMod	nMod	-	
					1	RF	pCW	nCW		
			1	X	0	RF_n	pMod	nMod		
					1	RF_n	pCW	nCW		
		1	0	X	X	RF	pCW	nCW		conductance

Tx1RF En Bit	Force10 0ASK Bit	Tx2 CW Bit	InvTx2 RFO n Bit	InvTx2 RFOff Bit	Envelope	Pin TX2	GSPMos	GSNMos	Remarks
			1	X	X	RF_n	pCW	nCW	always CW for the Tx2CW bit
	1	0	0	X	0	0	pMod	nMod	100 % ASK: pinTX2 pulled to logic 0 (independent of the InvTx2 RFO n/InvTx2 RFOff bits)
1					RF	pCW	nCW		
1			X	0	0	pMod	nMod		
				1	RF_n	pCW	nCW		
1		X	0	RF	pCW	nCW			
			1	RF_n	pCW	nCW			

Tab5-2 Controlling signals and settings on pin TX2

The following abbreviations have been used in Tab 5-1 and Tab 5-2:

- RF: 13.56 MHz clock derived from 27.12 MHz quartz crystal oscillator divided by 2.
- RF_n: inverted 13.56 MHz clock.
- GSPMos: conductance, configuration of the PMOS array.
- GSNMOS: conductance, configuration of the NMOS array.
- pCW: PMOS conductance value for continuous wave defined by the CWGsPReg register.
- pMod: PMOS conductance value for modulation defined by the ModGsPReg register.
- nCW: NMOS conductance value for continuous wave defined by the GsNReg register's CWGsN[3:0] bits.
- nMod: NMOS conductance value for modulation defined by the GsNReg register's ModGsN[3:0] bits.
- X: do not care.

Remark: If only one driver is switched on, the values for CWGsPReg, ModGsPReg and GsNReg registers are used for both drivers.

6 CRC Coprocessor

The following CRC coprocessor parameters can be configured:

- The CRC preset value can be either 0000h, 6363h, A671h or FFFFh depending on the ModeReg register's CRCPreset[1:0] bits setting
- The CRC polynomial for the 16-bit CRC is fixed to $X^{16}+X^{12}+X^5+1$
- The CRCResultReg register indicates the result of the CRC calculation. This register is split into two 8-bit registers representing the higher and lower bytes.
- The ModeReg register's MSBFirst bit indicates that data will be loaded with the MSB first.

Parameter	Value
CRC register length	16-bit CRC
CRC algorithm	algorithm according to ISO/IEC 14443 A and ITU-T
CRC preset value	0000h, 6363h, A671h or FFFFh depending on the setting of the ModeReg register's CRCPreset[1:0] bits

Tab6-1 CRC coprocessor parameters

7 FIFO Buffer

DC17580 implements an 8*64 bit FIFO buffer. It buffers the input and output data stream between the host and the DC17580's internal state machine. This makes it possible to manage data streams up to 64 bytes long without the need to take timing constraints into account.

7.1 Accessing FIFO Buffer

The FIFO buffer input and output data bus is connected to the FIFODataReg register. Writing to this register stores one byte in the FIFO buffer and increments the internal FIFObuffer write pointer. Reading from this register shows the FIFO buffer contents stored in the FIFO buffer read pointer and increments the FIFO buffer read pointer. The distance between the write and read pointer can be obtained by reading the FIFOLevelReg register.

When the microcontroller starts a command, the DC17580 can, while the command is in progress, access the FIFO buffer according to that command. The microcontroller must ensure that there are not any unintentional FIFO buffer accesses.

7.2 Controlling FIFO Buffer

The FIFO buffer pointers can be reset by setting FIFOLevelReg register's FlushBuffer bit to logic 1. Consequently, the FIFOLevel[6:0] bits are all set to logic 0 and the ErrorReg register's BufferOvfl bit is cleared. The bytes stored in the FIFO buffer are no longer accessible allowing the FIFO buffer to be filled with another 64 bytes.

7.3 FIFO Buffer Status Information

The host can get the following FIFO buffer status information:

- Number of bytes stored in the FIFO buffer: FIFOLevelReg register's FIFOLevel[6:0].
- FIFO buffer almost full warning: Status1Reg register's HiAlert bit.
- FIFO buffer almost empty warning: Status1Reg register's LoAlert bit.
- FIFO buffer overflow warning: ErrorReg register's BufferOvfl bit. The BufferOvfl bit can only be cleared by setting the FIFOLevelReg register's FlushBuffer bit.

The DC17580 can generate an interrupt signal when:

- Com1EnReg register's LoAlertEn bit is set to logic 1. It activates pin IRQ when Status1Reg register's LoAlert bit changes to logic 1.
- Com1EnReg register's HiAlertEn bit is set to logic 1. It activates pin IRQ when Status1Reg register's HiAlert bit changes to logic 1.

If the number of remaining bytes in FIFO buffer equals to or be less than the one defined by WaterLevel register, the HiAlert bit will be set. It is generated according to following equation:

$$HiAlert = (64 - FIFOLength) \leq WaterLevel$$

If the number of written bytes in FIFO buffer equals to or be less than the one defined by WaterLevel register, the LoAlert bit will be set. It is generated according to following equation:

$$LoAlert = FIFOLength \leq WaterLevel$$

8 Interrupt Request System

The DC17580 indicates certain events by setting the Status1Reg register's Irq bit and, if activated, by pin IRQ. The signal on pin IRQ can be used to interrupt the host using its interrupt handling capabilities. This allows the implementation of efficient host software.

8.1 Interrupt Sources Overview

Tab 8-1 shows the available interrupt bits, the corresponding source and the condition for its activation.

Interrupt Flag	Interrupt Source	Trigger Action
TimerIRq	timer unit	the timer counts from 1 to 0
TxIRq	transmitter	a transmitted data stream ends
CRCIRq	CRC coprocessor	all data from the FIFO buffer has been processed
RxIRq	receiver	a received data stream ends
IdleIRq	ComIrqReg register	command execution finishes
HiAlertIRq	FIFO buffer	the FIFO buffer is almost full
LoAlertIRq	FIFO buffer	the FIFO buffer is almost empty
ErrIRq	contactless UART	an error is detected

Tab8-1 Interrupt sources

The ComIrqReg register's TimerIRq interrupt bit indicates an interrupt set by the timer unit which is set when the timer decrements from 1 to 0.

The ComIrqReg register's TxIRq bit indicates that the transmitter has finished. If the state changes from sending data to transmitting the end of the frame pattern, the transmitter unit automatically sets the interrupt bit.

The CRC coprocessor sets the DivIrqReg register's CRCIRq bit after processing all the FIFO buffer data which is indicated by CRCReady bit = 1.

The ComIrqReg register's RxIRq bit indicates an interrupt when the end of the received data is detected.

The ComIrqReg register's IdleIRq bit is set if a command finishes and the Command[3:0] value in the CommandReg register changes to Idle.

The ComIrqReg register's HiAlertIRq bit is set to logic 1 when the Status1Reg register's HiAlert bit is set to logic 1 which means that the FIFO buffer has reached the level indicated by the WaterLevel[5:0] bits.

The ComIrqReg register's LoAlertIRq bit is set to logic 1 when the Status1Reg register's LoAlert bit is set to logic 1 which means that the FIFO buffer has reached the level indicated by the WaterLevel[5:0] bits.

The ComIrqReg register's ErrIRq bit indicates an error detected by the contactless UART during send or receive. This is indicated when any bit is set to logic 1 in register ErrorReg.

9 RapidRF

DC17580 supports RapidRF function after waking up from DPD (Deep Power Down) mode. DC17580 implements Card Detection operation with the external card detection circuit. MCU can intermittently wake up DC17580 from DPD state by controlling NPD. DC17580 will send a carrier with configurable duration after wakeup. The main control can cooperate with an external card detection circuit to detect whether there is a card. DC17580 is characterized by extremely low power consumption in DPD mode, which greatly reduces the system standby power consumption in addition to the function of card operation.

9.1 RapidRF Entry And Exit

RapidRF can be turned off by setting extended register 0F/3Bh[RapidRFCtrl0][2:0] conf_rapidrf, rf carrier duration can also be configured. Rapid RF function is off by default. After setting the carrier duration and then controlling the pin NPD, RapidRF function will be executed automatically.




Fig9-1 RapidRF Function Operation

9.2 RapidRF Configuration

RapidRF function registers are located in Extended Register 0F/3Bh~0F/3Fh. Refer to 3.2 for details.

DC17580 provides IRQ pin/TX physical performance related and flag configurations when RapidRF function is enabled. Related items are switched to the original register configurations after RapidRF function is turned off.




Fig9-2 RapidRF Function Output Flags

RapidRF function provides flags which can be output through pins.

10 Timer

DC17580 implements a timer unit internally. The external host controller may use the timer to manage timing relevant tasks. The timer unit may work in one of the following modes:

- Time-out counter
- Watch-dog counter
- Stopwatch
- Programmable one-shot
- Periodical trigger

The timer unit can be used to measure the time interval between two events or to indicate that a specific event occurred after a specific time. The timer can be triggered by events which will be explained in the following, but the timer itself does not influence any internal event (e.g. A time-out during data reception does not influence the reception process automatically). Furthermore, several timer-related bits are set and these bits can be used to generate an interrupt.

Timer

The timer has an input clock of 13.56 MHz (derived from the 27.12 MHz quartz). The timer consists of two stages: 1 prescaler and 1 counter.

The prescaler is a 12-bit counter. The reload value for Tprescaler can be defined between 0 and 4095 in register TmodeReg and TprescalerReg.

The reload value for the counter is defined by 16 bits in a range of 0 to 65535 in the register TreloadReg.

The current value of the timer is indicated by the register TcounterValReg.

If the counter reaches 0 an interrupt will be generated automatically indicated by setting the TimerIRQ bit in the register CommonIRQReg. If enabled, this event can be indicated on

the IRQ line. The bit TimerIRQ can be set and reset by the host controller. Depending on the configuration the timer will stop at 0 or restart with the value from register TreloadReg.

The status of the timer is indicated by bit Trunning in register Status1Reg.

The timer can be manually started by TstartNow in register ControlReg or manually stopped by TstopNow in register ControlReg.

Furthermore the timer can be activated automatically by setting the bit Tauto in the register TmodeReg to fulfill dedicated protocol requirements automatically.

The time delay of a timer stage is the reload value +1.

The definition of total time is:

$$t = ((Tprescaler * 2 + 1) * Treload + 1) / 13.56 \text{ MHz},$$

Maximum time: Tprescaler = 4095, TreloadVal = 65535

$$\Rightarrow t_{\text{max}} = (2 * 4095 + 1) * 65536 / 13.56 \text{ MHz} = 39.59 \text{ s}$$

Example:

To indicate 25 us it is required to count 339 clock cycles. This means the value for Tprescaler has to be set to Tprescaler = 169. The timer has now an input clock of 25 us. The timer can count up to 65535 timeslots of each 25 "s.

11 Power Reduction Modes

DC17580 supports three power reduction modes and can adapt to different power requirements:

- ✧ Deep Power Down mode
- ✧ Soft Power Down mode

11.1 Deep Power Down

The Deep Power Down mode of DC17580 turns off all digital circuit's supply and the oscillator. All bi-directional I/O pins are set to three-state output, while all input pins are separated from internal circuit.

DC17580 will get into DPD mode when the pad NPD pulled down. The device exited DPD mode automatically after the NPD turns HIGH. Then all of configuration and initialization need to be reset.

11.2 Soft Power Down

DC17580 enters Soft Power-down mode immediately after the CommandReg register's PowerDown bit is set to logic 1. All internal current sinks are switched off, including the oscillator buffer. However, the digital input and output pins do not change their state during SPD mode. Meanwhile, all register values, the FIFO buffer content and the configuration keep their current contents.

After setting the PowerDown bit to logic 0, it takes 1024 clocks until the Soft power-down mode is exited indicated by the PowerDown bit. Setting it to logic 0 does not immediately clear it. It is cleared automatically by the DC17580 when Soft Power-down mode is exited.

Remark: If the internal oscillator is used, you must take into account that it will take a certain time until the oscillator is stable and the clock cycles can be detected by the internal logic.

11.3 Transmitter Off Mode

In Transmitter Off mode, DC17580 switches off the internal antenna drivers thereby, turning off the RF field. The Transmitter Off mode is entered by setting the TxControlReg register's Tx1RFEn bit and Tx2RFEn bit to logic 0.

12 Oscillator Circuitry




Fig12-1 Quartz crystal connection

The DC17580's clock provides a time basis for the synchronous system's encoder and decoder. The stability of the clock frequency, therefore, is an important factor for correct operation. To obtain optimum performance, clock jitter must be reduced as much as possible. This is best achieved using the internal oscillator buffer with the recommended circuitry.

If an external clock source is used, the clock signal must be applied to pin OSCIN. In this case, special care must be taken with the clock duty cycle and clock jitter and the clock quality must be verified.

13 Reset And Oscillator Start-Up Time

13.1 Reset Timing Requirements

In order to perform areset, the signal must be LOW for at least 5ms when PVDD/AVDD is stable.

13.2 Oscillator Start-Up Time

If the DC17580 has been set to a Power-down mode or is powered by a V_{DDX} supply, the start-up time for the DC17580 depends on the oscillator used. Typical start-up time for DC17580 is 0.5~0.6ms.

14 Command Set

14.1 General Description

The DC17580 operation is determined by a state machine capable of performing a set of commands. A command is executed by writing a command code to the CommandReg register. Arguments and/or data necessary to process a command are exchanged via the FIFO buffer.

14.2 General Behavior

- Each command that needs a data bit stream(or data byte stream) as an input immediately processes any data in the FIFO buffer. An exception to this rule is the Transceive command. Using this command, transmission is started with the BitFramingReg register's StartSend bit.
- Each command that needs a certain number of arguments, starts procession only when it has received the correct number of arguments from the FIFO buffer.
- The FIFO buffer is not automatically cleared when commands start. This makes it possible to write command arguments and/or the data bytes to the FIFO buffer and then start the command.
- Each command can be interrupted by the host writing a new command code to the CommandReg register, for example, the Idle command.

14.3 DC17580 Command Overview

Command	Command Code	Action
Idle	0000	no action, cancels current command execution
Generate RandomID	0010	generates a 10-byte random ID number
CalcCRC	0011	activates the CRC coprocessor
Transmit	0100	transmits data from the FIFO buffer
NoCmdChange	0111	no command change, can be used to modify the CommandReg register bits without affecting the command, for example, the PowerDown bit
Receive	1000	activates the receiver circuits
Transceive	1100	transmits data from FIFO buffer to antenna and automatically activates the receiver after transmission
Authent	1110	performs the M1 standard authentication as a reader
SoftReset	1111	resets DC17580

Tab14-1 Command overview

14.3.1 IDLE

Place the DC17580 in Idle mode. The Idle command also terminates itself.

14.3.2 Generate RandomID

This command generates a 10-byte random number and then overwrites the 10 bytes in the internal 25-byte buffer. These 10 bytes includes UID1/UID2/UID3 bytes for ISO/IEC14443A 106kbit Card operation mode but not ATQA/SAK bytes. This command automatically terminates when finished and the DC17580 returns to Idle mode.

14.3.3 CalcCRC

The FIFO buffer content is transferred to the CRC coprocessor and the CRC calculation is started. The calculation result is stored in the CRCResultReg register. The CRC calculation is not limited to a dedicated number of bytes. The calculation is not stopped when the FIFO buffer is empty during the data stream. The next byte written to the FIFO buffer is added to the calculation.

The CRC preset value is controlled by the ModeReg register's CRCPreset[1:0] bits. The value is loaded into the CRC coprocessor when the command starts.

This command must be terminated by writing a command to the CommandReg register, such as, the Idle command.

14.3.4 Transmit

The FIFO buffer content is immediately transmitted after starting this command. Before transmitting the FIFO buffer content, all relevant registers must be set for data transmission.

This command automatically terminates when the FIFO buffer is empty. It can be terminated by another command written to the CommandReg register.

14.3.5 NoCmdChange

This command does not influence any running command in the CommandReg register. It can be used to manipulate any bit except the CommandReg register Command[3:0] bits, for example, the RcvOff bit or the PowerDown bit.

14.3.6 Receive

The DC17580 activates the receiver path and waits for a data stream to be received. The correct settings must be chosen before starting this command.

This command automatically terminates when the data stream ends. This is indicated either by the end of frame pattern or by the length byte depending on the selected frame type and speed.

Remark: If the RxModeReg register's RxMultiple bit is set to logic 1, the Receive command will not automatically terminate. It must be terminated by starting another command in the CommandReg register.

14.3.7 Transceive

This command continuously repeats the transmission of data from the FIFO buffer and the reception of data from the RF field. The first action is transmit and after transmission the command is changed to receive a data stream.

Each transmit process must be started by setting the BitFramingReg register's StartSendbit to logic 1. This command must be cleared by writing any command to the CommandReg register.

Remark: If the RxModeReg register's RxMultiple bit is set to logic 1, the Transceive command never leaves the receive state because this state cannot be cancelled automatically.

14.3.8 Authent

This command manages M1 authentication to enable a secure communication to any M1 Mini, M1 1K and M1 4K card. The following data is written to the FIFO buffer before the command can be activated:

- Authentication command code (60h, 61h)
- Block address
- Sector key byte 0
- Sector key byte 1
- Sector key byte 2
- Sector key byte 3
- Sector key byte 4
- Sector key byte 5
- Card serial number byte 0
- Card serial number byte 1
- Card serial number byte 2
- Card serial number byte 3

In total 12 bytes are written into the FIFO.

Remark: When the Authent command is active, all access to the FIFO buffer is blocked. However, if there is access to the FIFO buffer, the ErrorReg register's WrErr bit is set.

This command automatically terminates when the M1 card is authenticated and the Status2Reg register's Crypto1On bit is set to logic 1.

This command does not terminate automatically if the card does not answer, so the timer must be initialized to automatic mode. In this case, in addition to the IdleIRq bit, the TimerIRq bit can be used as the termination criteria. During authentication processing, the RxIRq bit and TxIRq bit are blocked. The Crypto1On bit is only valid after termination of the Authent command, either after processing the protocol or writing Idle to the CommandReg register.

If an error occurs during authentication, the ErrorReg register's ProtocolErr bit is set to logic 1 and the Status2Reg register's Crypto1On bit is set to logic 0.

14.3.9 SoftReset

This command performs a reset of the DC17580. The 25-bytes configuration data of the internal buffer remains unchanged. All registers are set to the reset values. This command automatically terminates when finished.

Remark: The SerialSpeedReg register is reset and therefore the erial data rate is set to 9.6 kBd.

15 Testsignals

15.1 Testbus

The testbus is implemented for production test purposes. The following configuration can be used to improve the design of a system using the DC17580. The testbus allows to route internal signals to the digital interface. The testbus signals are selected by accessing TestBusSel in register TestSel2Reg.

Pins	D6	D5	D4	D3	D2	D1
Testsignal	sdata	scoll	svalid	sover	RCV_reset	Rfon,filtered

Tab15-1 Testsignal routing (TestSel2Reg = 07h)

Pins	Testsignal	Description
D6	sdata	shows the actual received data stream
D5	scoll	shows if in the actual bit a collision has been detected (106 kbit/s only)
D4	svalid	shows if sdata and scoll are valid
D3	sover	shows that the receiver has detected a stop condition (ISO/IEC 14443A mode only)
D2	RCV_reset	shows if the receiver is reset
D1	Rfon,filtered	-

Tab15-2 Testsignals description

Pins	D6	D5	D4	D3	D2	D1
Testsignal	clkstable	clk27/8	clk27rf/8	clkrf13rf/4	clk27	clk27rf

Tab15-3 Testsignal routing (TestSel2Reg = 0Dh)

Pins	Testsignal	Description
D6	clkstable	shows if the oscillator delivers a stable signal
D5	clk27/8	shows the output signal of the oscillator divided by 8
D4	clk27rf/8	shows the clk27rf signal divided by 8
D3	clkrf13/4	shows the clk13rf divided by 4.
D2	clk27	shows the output signal of the oscillator
D1	clk27rf	shows the RF clock multiplied by 2.

Tab15-4 Testsignals description

Pins	D6	D5	D4	D3	D2	D1
Testsignal	-	Trunning	-	-	-	-

Tab15-5 Testsignal routing (TestSel2Reg = 19h)

Pins	Testsignal	Description
D6	RFU	-
D5	Trunning	Trunning stops 1 clockcycle after TimerIRQ is raised
D4	RFU	-
D3	RFU	-
D2	RFU	-
D1	RFU	-

Tab15-6 Testsignals description

15.2 Testsignals at pin AUX

SelTest	Description for AUX
0000	Bias output current
0001	Bandgap output current
0010	Output of path I sample
0011	Negative output of path I amplifier
0100	Positive output of path I amplifier
0101	Negative output of path Q amplifier
0110	Positive output of path Q amplifier
0111	Ldo15 bias voltage
1000	Ldo15 bias voltage
1001	Bandgap bias voltage
1010	Reference voltage
1011	Ldo15 reference voltage
1100	Output of Path Q sample
1101	Flag of crystal oscillator
1110	Power volatage
1111	Null

Tab15-7 Testsignals description

Each signal can be switched topin AUX by setting ExReg_AuxCtrl.

15.3 PRBS

Enables the PRBS9 or PRBS15 sequence according to ITU-T0150. To start the transmission of the defined data stream the Transmit command has to be activated. The preamble/Sync byte/start bit/parity bit are generated automatically depending on the selected mode.

Remark: All relevant register to transmit data have to be configured before entering PRBS mode according ITU-T0150.

16 Typical Application Diagram

The figure below shows atypical application diagram based on DC17580.




Fig16-1 Typical application diagram

17 Characteristics

17.1 Limiting Values

Parameter	Min	Max	Unit
Storage temperature	-55	+125	°C
Operating ambient temperature	-40	+85	°C
AVDD, PVDD	-0.5	4.0	V
TVDD	-0.5	6.0	V
ESD (HMB)	2		KV
ESD (CDM)	500		V

Tab17-1 DC17580 limiting values

*Remark: Any conditions beyond the limiting values will bring permanent damage to the device.

17.2 Characteristics

(TA=23°C±3°C)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
AVDD	analog supply		2.5	3.0	3.6	V
TVDD ^[1]	transmitter supply		2.5	3.0	5.5	V
PVDD	pin supply		1.7		3.6	V
I _{DPD} ^[2]	Deep power-down current	AVDD=PVDD=3V; TVDD=5V; NPD=0, get into DPD mode		50		nA
I _{SPD} ^[2]	Soft power-down current	AVDD=PVDD=3V; TVDD=5V; get into SPD mode;		25	60	uA
I _{AVDD}	operating current	AVDD=3V; enable receiver(RcvOff bit=0)		4	6	mA
I _{TVDD} ^[3]	RF operating current	transmitting carrier wave continuously; V _{TVDD} =5.0V			250	mA

Tab17-2 Recommended operating conditions for DC17580

[1] TVDD must be the same or higher voltage than AVDD.

[2] I_{DPD}/I_{SPD} are currents consumed by the whole chip in corresponding modes.

[3] I_{TVDD} depends on TVDD voltage and the configured parameter of antenna network. The I_{TVDD} can be controlled smaller than 250mA, or even larger to get a longer RF operating distance, by configuring different antenna network based on different application requirements.

17.2.1 SPI AC Characteristics

(TA=23°C±3°C, PVDD≥2.5V)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{WL}	pulse width LOW	line SCK	50			ns
t _{WH}	pulse width HIGH	line SCK	50		25	ns
t _{h (SCKH-D)}	SCK HIGH to data input hold time	SCK to changing MOSI	25			ns
t _{su (D-SCKH)}	data input to SCK HIGH set-up time	changing MOSI to SCK	25			ns
t _{h (SCKL-Q)}	SCK LOW to data output hold time	SCK to changing MISO			25	ns
t _(SCKL-NSSH)	SCK LOW to NSS HIGH time		0			ns

t_{NHNL}	NSS high before communication		50			ns
------------	-------------------------------	--	----	--	--	----

Tab17-3 SPI AC characteristics




Fig17-1 Timing diagram for SPI

Remark: The signal NSS must be LOW to be able to send several bytes in one data stream. To send more than one data stream, the NSS must be set HIGH between the data streams.

18 Ordering Information

Device Number	Package	Wrap	Operating Environment
DC17580-QNA-A-G	QFN32	Tray	Industrial Temperature (-40°C ~ +85°C)
DC17580-QNA-T-G	QFN32	Reel	Industrial Temperature (-40°C ~ +85°C)

19 Package Information

19.1 QFN32 Package Outline




Fig19-1 DC17580 QFN32 Package Outline

20 Packing Information


20.1 Tray

Packing Information

PKG ID	Tray							
	Tray size(mm)	ea /Tray	Size of inner box (mm)	Trays / Inner box	ea / Inner box	Size of outer case (mm)	Inner boxes / Outer case	ea/ Outer case
QFN5X5	322.6x135.9	490	390x158x92	10	4900	375x335x220	4	19600
	299.2*135.9		358x155x90			384x340x210	4	19600


Remarks: The tolerance of the boxes: ± 10 mm.

Specifications of the tray



Remarks:

- ✧ Surface resistivity: $10^5 \sim 10^{11} \Omega/\text{sq}$
- ✧ maximum temperature: 150°C
- ✧ Colour: Black




20.2 Tape Reel

Packing Information

PKG ID	Tape Reel							
	Reel size (mm)	ea /reel	Size of inner box (mm)	Reels /Inner box	ea /Inner box	Size of outer case (mm)	Inner boxes /outer case	ea /outer case
QFN5X5	13"	5000	360X360X65	1	5000	565X380X390	8	40000
			336X336X48			445X355X365		40000

Remarks: The tolerance of the boxes: $\pm 10\text{mm}$

Specifications Of Tape




unit:mm

Remarks:

- ◆ Impedance per unit area of tape and cover $10^5 \sim 10^{12}$ ohms/sq
- ◆ Straight-line curvature of tape ≤ 1 mm / 100 mm.
- ◆ See the image above for Pin 1 facing.
- ◆ The details of each supplier size slightly different, this diagram for reference only.

Specifications Of Reel



Revision History

Rev	Release Date	Pages	Chapters/Tables/Figures	Modifications
1.0	Oct.2020	75		Initial Release.

Sales and Service

SHENZHEN DIANCHAIN TECHNOLOGY CO., LTD.

Address: Block 36m, Chentian Industrial Park, Xixiang Street, Baoan District, Shenzhen City, Guangdong Province, China

Postcode: 518102

Tel: 0086 0755 2302 7502

Web Site: <http://www.dianchain.com/>